Mostra el registre d'ítem simple
Analysis of limit cycles in a PI digitally controlled buck converter
dc.contributor.author | Bradley, D. |
dc.contributor.author | Alarcón Cot, Eduardo José |
dc.contributor.author | Feely, Orla |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.date.accessioned | 2012-11-29T12:06:22Z |
dc.date.created | 2012 |
dc.date.issued | 2012 |
dc.identifier.citation | Bradley, D.; Alarcon, E.; Feely, O. Analysis of limit cycles in a PI digitally controlled buck converter. A: IEEE International Symposium on Circuits and Systems. "ISCAS 2012: IEEE International Symposium on Circuits and Systems, May 20-23, 2012, Seoul, Korea". Seoul: 2012, p. 628-631. |
dc.identifier.isbn | 978-1-4673-0217-3 |
dc.identifier.uri | http://hdl.handle.net/2117/17047 |
dc.description.abstract | Digital control of power converters has been an area of considerable research interest in recent times. One of the problems which arises in these systems is that of the limit cycle oscillations that occur due to quantization in the feedback loop. This paper investigates the limit cycle oscillations that occur in the digitally controlled version of the buck converter with a proportional-integral controller. The amplitude and frequency of the oscillations that may occur on two duty cycle levels are investigated and related to the controller gain parameters. The analysis shows that it is not possible to guarantee that limit cycle oscillations on two levels will not occur simply by adjusting the gain parameters, and yields a condition which will prevent oscillations on two levels from occurring. |
dc.format.extent | 4 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència::Convertidors de corrent elèctric |
dc.subject.lcsh | Electric current converters |
dc.subject.other | Buck converters |
dc.subject.other | Controller gain |
dc.subject.other | Digital control |
dc.subject.other | Duty cycles |
dc.subject.other | Feed-back loop |
dc.subject.other | Gain parameter |
dc.subject.other | Limit cycle |
dc.subject.other | Limit Cycle Oscillation (LCO) |
dc.subject.other | Proportional integral controllers |
dc.title | Analysis of limit cycles in a PI digitally controlled buck converter |
dc.type | Conference report |
dc.subject.lemac | Convertidors de corrent elèctric |
dc.contributor.group | Universitat Politècnica de Catalunya. EPIC - Energy Processing and Integrated Circuits |
dc.identifier.doi | 10.1109/ISCAS.2012.6272110 |
dc.relation.publisherversion | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6272110 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 11009540 |
dc.description.version | Postprint (published version) |
dc.date.lift | 10000-01-01 |
local.citation.author | Bradley, D.; Alarcon, E.; Feely, O. |
local.citation.contributor | IEEE International Symposium on Circuits and Systems |
local.citation.pubplace | Seoul |
local.citation.publicationName | ISCAS 2012: IEEE International Symposium on Circuits and Systems, May 20-23, 2012, Seoul, Korea |
local.citation.startingPage | 628 |
local.citation.endingPage | 631 |