Mostra el registre d'ítem simple

dc.contributor.authorBradley, D.
dc.contributor.authorAlarcón Cot, Eduardo José
dc.contributor.authorFeely, Orla
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2012-11-29T12:06:22Z
dc.date.created2012
dc.date.issued2012
dc.identifier.citationBradley, D.; Alarcon, E.; Feely, O. Analysis of limit cycles in a PI digitally controlled buck converter. A: IEEE International Symposium on Circuits and Systems. "ISCAS 2012: IEEE International Symposium on Circuits and Systems, May 20-23, 2012, Seoul, Korea". Seoul: 2012, p. 628-631.
dc.identifier.isbn978-1-4673-0217-3
dc.identifier.urihttp://hdl.handle.net/2117/17047
dc.description.abstractDigital control of power converters has been an area of considerable research interest in recent times. One of the problems which arises in these systems is that of the limit cycle oscillations that occur due to quantization in the feedback loop. This paper investigates the limit cycle oscillations that occur in the digitally controlled version of the buck converter with a proportional-integral controller. The amplitude and frequency of the oscillations that may occur on two duty cycle levels are investigated and related to the controller gain parameters. The analysis shows that it is not possible to guarantee that limit cycle oscillations on two levels will not occur simply by adjusting the gain parameters, and yields a condition which will prevent oscillations on two levels from occurring.
dc.format.extent4 p.
dc.language.isoeng
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Electrònica de potència::Convertidors de corrent elèctric
dc.subject.lcshElectric current converters
dc.subject.otherBuck converters
dc.subject.otherController gain
dc.subject.otherDigital control
dc.subject.otherDuty cycles
dc.subject.otherFeed-back loop
dc.subject.otherGain parameter
dc.subject.otherLimit cycle
dc.subject.otherLimit Cycle Oscillation (LCO)
dc.subject.otherProportional integral controllers
dc.titleAnalysis of limit cycles in a PI digitally controlled buck converter
dc.typeConference report
dc.subject.lemacConvertidors de corrent elèctric
dc.contributor.groupUniversitat Politècnica de Catalunya. EPIC - Energy Processing and Integrated Circuits
dc.identifier.doi10.1109/ISCAS.2012.6272110
dc.relation.publisherversionhttp://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6272110
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac11009540
dc.description.versionPostprint (published version)
dc.date.lift10000-01-01
local.citation.authorBradley, D.; Alarcon, E.; Feely, O.
local.citation.contributorIEEE International Symposium on Circuits and Systems
local.citation.pubplaceSeoul
local.citation.publicationNameISCAS 2012: IEEE International Symposium on Circuits and Systems, May 20-23, 2012, Seoul, Korea
local.citation.startingPage628
local.citation.endingPage631


Fitxers d'aquest items

Imatge en miniatura

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple