Mostra el registre d'ítem simple
Postbond test of through-silicon vias with resistive open defects
dc.contributor.author | Rodríguez Montañés, Rosa |
dc.contributor.author | Arumi Delgado, Daniel |
dc.contributor.author | Figueras Pàmies, Joan |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.date.accessioned | 2019-10-09T10:30:48Z |
dc.date.available | 2019-10-09T10:30:48Z |
dc.date.issued | 2019-07-17 |
dc.identifier.citation | Rodriguez-Montanes, R.; Arumi, D.; Figueras, J. Postbond test of through-silicon vias with resistive open defects. "IEEE transactions on very large scale integration (VLSI) systems", 17 Juliol 2019, vol. 27, núm 11, p.2596-2607 |
dc.identifier.issn | 1063-8210 |
dc.identifier.uri | http://hdl.handle.net/2117/169517 |
dc.description | © 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting /republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works |
dc.description.abstract | Through-silicon vias (TSVs) technology has attracted industry interest as a way to achieve high bandwidth, and short interconnect delays in nanometer three-dimensional integrated circuits (3-D ICs). However, TSVs are critical elements susceptible to undergoing defects at steps, such as fabrication and bonding or during their lifetime. Resistive open defects have become one of the most frequent failure mechanisms affecting TSVs. They include microvoids, underfilling, misalignment, pinholes in the oxide, or misalignment during bonding, among others. Although considerable research effort has been made to improve the coverage of TSV testing, little attention has been paid to weak (resistive) open defects causing small delays. In this work, a postbond oscillation test strategy to detect such small delay defects is proposed. Variations in the duty cycle of transmitted signals after unbalanced logic gates are shown to help in the detection of weak open defects in TSVs. HSPICE simulations, including process parameter variations, have been considered, and results show the effectiveness of the method in the detection of weak open defects above 1 kO . Experimental work on a 65-nm IC also corroborates the detection capability of the proposal |
dc.format.extent | 12 p. |
dc.language.iso | eng |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica |
dc.subject.lcsh | Three-dimensional integrated circuits |
dc.subject.other | Design for testability |
dc.subject.other | Duty cycle (DC) |
dc.subject.other | Resistive open defect |
dc.subject.other | Three-dimensional integrated circuit (3-D IC) |
dc.subject.other | Through-silicon via (TSV) |
dc.subject.other | TSV testing. |
dc.title | Postbond test of through-silicon vias with resistive open defects |
dc.type | Article |
dc.subject.lemac | Circuits integrats tridimensionals |
dc.contributor.group | Universitat Politècnica de Catalunya. QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat |
dc.identifier.doi | 10.1109/TVLSI.2019.2925971 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | https://ieeexplore.ieee.org/document/8765618 |
dc.rights.access | Open Access |
local.identifier.drac | 25850406 |
dc.description.version | Postprint (published version) |
local.citation.author | Rodriguez-Montanes, R.; Arumi, D.; Figueras, J. |
local.citation.publicationName | IEEE transactions on very large scale integration (VLSI) systems |
local.citation.startingPage | 2596 |
local.citation.endingPage | 2607 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.713]
-
Articles de revista [74]