Show simple item record

dc.contributorZapata Rodríguez, Mireya Patricia
dc.contributorMadrenas Boadas, Jordi
dc.contributor.authorGattuso, Roberto
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.description.abstractThis thesis work is focussed on the scalability and virtualization enhancement of HEENS architecture, which is a spiking neural hardware emulator. All blocks are described in VHDL, simulated to check their behaviour and finally the whole system is synthesized and implemented on a PSOC, in order to verify time constraints and area occupied. In particular, all the improvements made concern the processing element array, which represents spiking neurons that have to be emulated. Finally the architecture has a new spike distribution structure, making the system more scalable, and virtualization is introduced, in order to extend the array without requiring more resources, thus saving space on the board.
dc.publisherUniversitat Politècnica de Catalunya
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica
dc.subject.lcshNeural networks (Computer science)
dc.subject.otherSpiking Neural Network
dc.titleScalability and Virtualization enhancement in Spiking Neural Hardware based on PSOC
dc.typeMaster thesis
dc.subject.lemacXarxes neuronals (Informàtica)
dc.rights.accessOpen Access
dc.audience.mediatorEscola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona

Files in this item


This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder