Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

9.193 Lectures/texts in conference proceedings
You are here:
View Item 
  •   DSpace Home
  • Congressos
  • BSC International Doctoral Symposium
  • 6th BSC Severo Ochoa Doctoral Symposium, 7th, 8th and 9th May 2019
  • View Item
  •   DSpace Home
  • Congressos
  • BSC International Doctoral Symposium
  • 6th BSC Severo Ochoa Doctoral Symposium, 7th, 8th and 9th May 2019
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Supporting task creation inside FPGA devices

Thumbnail
View/Open
11_Supporting_task_creation_inside.pdf (884,2Kb)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/166955

Show full item record
Bosch Pons, JaumeMés informació
Álvarez Martínez, CarlosMés informacióMés informacióMés informació
Jiménez González, DanielMés informacióMés informacióMés informació
Document typeConference report
Defense date2019-05-07
PublisherBarcelona Supercomputing Center
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
The most common model to use co-processors/accelerators is the master-slave model where the slaves (coprocessors/ accelerators) are driven by a general purpose cpu. This simplifies the management of the accelerators because they cannot actively interact with the runtime and they are just passive slaves that operate over the memory under demand. However, the master-slave model limits system possibilities and introduces synchronization overheads that could be avoided. To overcome those limitations and increase the possibilities of accelerators, we propose extending task based programming models (like OpenMP [1] or OmpSs) to support some runtime APIs inside the FPGA co-processor. As a proof-of-concept, we implemented our proposal over the OmpSs@FPGA environment [2] adding the needed infrastructure in the FPGA bitstream and modifying the existing tools to support creation of children tasks inside a task offloaded to an FPGA accelerator. In addition, we added support to synchronize the children tasks created by a FPGA task regardless they are executed in a SMP host thread or they also target another FPGA accelerator in the same co-processor.
CitationBosch Pons, J.; Álvarez Martínez, C.; Jiménez González, D. Supporting task creation inside FPGA devices. A: BSC Severo Ochoa International Doctoral Symposium (6th: 2019: Barcelona). "Book of abstracts". Barcelona: Barcelona Supercomputing Center, 2019, p. 34-35. 
URIhttp://hdl.handle.net/2117/166955
Collections
  • BSC International Doctoral Symposium - 6th BSC Severo Ochoa Doctoral Symposium, 7th, 8th and 9th May 2019 [42]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
11_Supporting_task_creation_inside.pdf884,2KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina