Mostra el registre d'ítem simple
Increasing the number of strides for conflict-free vector access
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.author | Lang, Tomas |
dc.contributor.author | Llaberia Griñó, José M. |
dc.contributor.author | Peiron Guàrdia, Montse |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.contributor.author | Navarro Guerrero, Juan José |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2019-07-24T07:51:30Z |
dc.date.available | 2019-07-24T07:51:30Z |
dc.date.issued | 1992-05 |
dc.identifier.citation | Valero, M. [et al.]. Increasing the number of strides for conflict-free vector access. "Computer architecture news", Maig 1992, vol. 20, núm. 2, p. 372-381. |
dc.identifier.issn | 0163-5964 |
dc.identifier.uri | http://hdl.handle.net/2117/166656 |
dc.description.abstract | Address transformation schemes, such as skewing and linear transformations, have been proposed to achieve conflict-free vector access for some strides in vector processors with multi-module memories. In this paper, we extend these schemes to achieve this conflict-free access for a larger number of strides. The basic idea is to perform an out-of-order access to vectors of fixed length, equal to that of the vector registers of the processor. Both matched and unmatched memories are considered: we show that the number of strides is even larger for the latter case. The hardware for address calculations and access control is described and shown to be of similar complexity as that required for access in order. |
dc.format.extent | 10 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject.lcsh | Vector processing (Computer science) |
dc.subject.lcsh | Parallel computers |
dc.subject.lcsh | Computer storage devices |
dc.subject.other | Vector processors |
dc.subject.other | Multi-module memories |
dc.subject.other | Vectors with constant stride |
dc.subject.other | Conflict-free access |
dc.title | Increasing the number of strides for conflict-free vector access |
dc.type | Article |
dc.subject.lemac | Ordinadors paral·lels |
dc.subject.lemac | Ordinadors -- Memòries |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1145/146628.140400 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://dl.acm.org/citation.cfm?doid=146628.140400 |
dc.rights.access | Open Access |
local.identifier.drac | 654102 |
dc.description.version | Postprint (author's final draft) |
local.citation.author | Valero, M.; Lang, T.; Llaberia, J.; Peiron, M.; Ayguade, E.; Navarro, J. |
local.citation.publicationName | Computer architecture news |
local.citation.volume | 20 |
local.citation.number | 2 |
local.citation.startingPage | 372 |
local.citation.endingPage | 381 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.046]
-
Articles de revista [382]