Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
61.613 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • CNDS - Xarxes de Computadors i Sistemes Distribuïts
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • CNDS - Xarxes de Computadors i Sistemes Distribuïts
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Should next generation wireless mesh networks consider dynamic channel access?

Thumbnail
View/Open
acaces12_datatransferengine_vgarcia.pdf (178,0Kb)
 
10.1109/BCFIC.2012.6217976
 
  View Usage Statistics
  LA Referencia / Recolecta stats
Cita com:
hdl:2117/16643

Show full item record
Amiri Nezhad, Maryam
Bellalta Jiménez, BorisMés informació
Guerrero Zapata, ManelMés informacióMés informacióMés informació
Cerdà Alabern, LlorençMés informacióMés informacióMés informació
Document typeConference lecture
Defense date2012
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
Abstract
In today’s computer architectures, many scientific applications are considered to be memory bound. The memory wall, i.e. the large disparity between a processor’s speed and the required time to access off-chip memory, is a yet-to-be-solved problem that can greatly reduce performance and make us underutilise the processors capabilities. Many different approaches have been proposed to tackle this problem, such as the addition of a large cache hierarchy, multithreading or speculative data prefetching. Most of these approaches rely on the prediction of the application’s future behaviour, something that should not be necessary as this information is known by the programmer and is located in the application itself. Instead of designing hardware that attempts to guess the future, the goal should be to provide the programmer with the hardware support required to decide when the data is transferred and where is it transferred to. With this goal in mind, we introduce the Data Transfer Engine, a runtime-assisted, software prefetcher that exploits the information provided by the programmer in order to place data in the cache hierarchy close to the processor that will make use of it. The DTE can not only significantly reduce stall time due to cache misses but, more importantly, it allows us to design new computer architectures that are able to tolerate very high memory latencies.
CitationAmiri Nezhad, M. [et al.]. Should next generation wireless mesh networks consider dynamic channel access?. A: Baltic Congress on Future Internet Communications. "2nd Baltic Congress on Future Internet Communications, 25-27 April 2012, Vilnius, Lithuania". Vilnius: 2012, p. 32-39. 
URIhttp://hdl.handle.net/2117/16643
DOI10.1109/BCFIC.2012.6217976
ISBN978-146731671-2
Collections
  • CNDS - Xarxes de Computadors i Sistemes Distribuïts - Ponències/Comunicacions de congressos [199]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.874]
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
acaces12_datatransferengine_vgarcia.pdf178,0KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina