Show simple item record

dc.contributor.authorRubio Sola, Jose Antonio
dc.contributor.authorAmat Bertran, Esteve
dc.contributor.authorPouyan, Peyman
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.identifier.citationRubio, J.A.; Amat, E.; Pouyan, P. Process variability-aware proactive reconfiguration techniques for mitigating aging effects in nano scale SRAM lifetime. A: VLSI Test Symposium. "Proceedings of the VLSI Test Symposium". Hawaii: IEEE Press. Institute of Electrical and Electronics Engineers, 2012, p. 240-245.
dc.description.abstractProcess variations and device aging have a significant impact on the reliability and performance of nano scale integrated circuits. Proactive reconfiguration is an emerging technique to extend the lifetime of embedded SRAM memories. This work introduces a novel version that modifies and enhances the advantages of this method by considering the process variability impact on the memory components. Our results show between 30% and 45% SRAM lifetime increases over the existing proactive reconfiguration technique and between 1.7X and ~10X improvement over the non-proactive reconfiguration.
dc.format.extent6 p.
dc.publisherIEEE Press. Institute of Electrical and Electronics Engineers
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Circuits electrònics
dc.subject.lcshElectronic circuit design -- Fiabilitat
dc.titleProcess variability-aware proactive reconfiguration techniques for mitigating aging effects in nano scale SRAM lifetime
dc.typeConference lecture
dc.subject.lemacCircuits electrònics -- Reliability
dc.contributor.groupUniversitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
dc.description.peerreviewedPeer Reviewed
dc.rights.accessRestricted access - publisher's policy
dc.description.versionPostprint (published version)
local.citation.authorRubio, J.A.; Amat, E.; Pouyan, P.
local.citation.contributorVLSI Test Symposium
local.citation.publicationNameProceedings of the VLSI Test Symposium

Files in this item


This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder