Show simple item record

dc.contributor.authorHussain, Tassadaq
dc.contributor.authorPericas, Miquel
dc.contributor.authorAyguadé Parra, Eduard
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2012-07-09T17:00:01Z
dc.date.created2011
dc.date.issued2011
dc.identifier.citationHussain, T.; Pericas, M.; Ayguade, E. Reconfigurable memory controller with programmable pattern support. A: HiPEAC Workshop on Reconfigurable Computing. "5th HiPEAC Workshop on Reconfigurable Computing: WRC 2011: 23 January 2011, Heraklion, Crete, Greece". Heraklion, Creta: 2011, p. 55-65.
dc.identifier.urihttp://hdl.handle.net/2117/16219
dc.description.abstractHeterogeneous architectures are increasingly popular due to their flexibility and high performance per watt capability. A kind of heterogeneous architecture, reconfigurable systems-on-chip, offer high performance per watt through the reconfigurable logic and flexibility via multiprocessor cores. But in order to achieve the performance goals it is necessary to provide enough data to the accelerators. In this paper we describe a programmable, pattern-based memory controller (PMC) that aims at improving the performance of heterogeneous or reconfigurable SoC devices. These include scatter gather and strided 1D, 2D and 3D patterns. PMC can prefetch complete patterns into scratchpads that can then be accessed either by a microprocessor or by an accelerator. As a result, the microprocessors and accelerators can focus on computation and are relieved of having to perform address calculations. PMC has been implemented and tested on an ML505 evaluation board using the MicroBlaze softcore as the platform’s microprocessor. While PMC adds some latency, it improves performance by offloading the processor and by making better use of available bandwidths. The PMC provide 1.5x speed-ups with processor and 27x speed-ups achieved by using hardware accelerator in PMC SoC based environment while executing thresholding application.
dc.format.extent11 p.
dc.language.isoeng
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshProgramming (Computers)
dc.titleReconfigurable memory controller with programmable pattern support
dc.typeConference report
dc.subject.lemacReconeixement de formes (Informàtica)
dc.subject.lemacProgramació (Ordinadors)
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.description.peerreviewedPeer Reviewed
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac9594653
dc.description.versionPostprint (published version)
dc.date.lift10000-01-01
local.citation.authorHussain, T.; Pericas, M.; Ayguade, E.
local.citation.contributorHiPEAC Workshop on Reconfigurable Computing
local.citation.pubplaceHeraklion, Creta
local.citation.publicationName5th HiPEAC Workshop on Reconfigurable Computing: WRC 2011: 23 January 2011, Heraklion, Crete, Greece
local.citation.startingPage55
local.citation.endingPage65


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder