Show simple item record

dc.contributor.authorTabik, Siham
dc.contributor.authorRomero, Felipe
dc.contributor.authorUtrera Iglesias, Gladys Miriam
dc.contributor.authorPlata, Oscar
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2012-06-21T10:38:35Z
dc.date.available2012-06-21T10:38:35Z
dc.date.created2010
dc.date.issued2010
dc.identifier.citationTabik, Siham [et al.]. Mapping parallel loops on multicore systems. A: Workshop on Compilers for Parallel Computing. "15th Workshop on Compilers for Parallel Computing". Vienna: 2010.
dc.identifier.urihttp://hdl.handle.net/2117/16116
dc.description.abstractThe compute nodes in contemporary HPC systems contain one or more multicore processors. As a result, these nodes constitute a shared-memory multiprocessor, often combining CMP and SMT concurrency technologies. This configuration introduces different levels of sharing in the cache hierarchy, resulting in non-uniform data sharing overheads. In this paper we analyze the data-sharing patterns that exhibit a real multithreaded application when executing on a multicore system, with emphasis in the use of the shared last level cache (LLC) for the concurrent threads. As a consequence of this study, we explore the loop mapping problem in such systems with the aim of optimizing the shared use of the the LLC by all parallel threads. We propose a three-phase loop mapping strategy that deals with workload imbalances, minimizes cache sharing interferences, and maximizes intra-core and inter-core data reuse in the cache hierarchy. Preliminary results show some benefits of our approach. However, this is a work in progress and much more research is being done.
dc.format.extent13 p.
dc.language.isoeng
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshHigh performance computing
dc.subject.lcshMultiprocessors
dc.titleMapping parallel loops on multicore systems
dc.typeConference report
dc.subject.lemacCàlcul intensiu (Informàtica)
dc.subject.lemacMultiprocessadors
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.relation.publisherversionhttp://www.complang.tuwien.ac.at/cpc10/
dc.rights.accessOpen Access
local.identifier.drac5305687
dc.description.versionPostprint (author’s final draft)
local.citation.authorTabik, Siham; Romero, F.; Utrera, G.; Plata, Oscar
local.citation.contributorWorkshop on Compilers for Parallel Computing
local.citation.pubplaceVienna
local.citation.publicationName15th Workshop on Compilers for Parallel Computing


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain