Mostra el registre d'ítem simple
ADAM : an efficient data management mechanism for hybrid high and ultra-low voltage operation caches
dc.contributor.author | Maric, Bojan |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2012-06-14T11:58:54Z |
dc.date.created | 2012 |
dc.date.issued | 2012 |
dc.identifier.citation | Maric, B.; Abella, J.; Valero, M. ADAM : an efficient data management mechanism for hybrid high and ultra-low voltage operation caches. A: ACM Great Lakes Symposium on VLSI. "GLSVLSI - Proceedings of the ACM Great Lakes Symposium on VLSI". 2012, p. 245-250. |
dc.identifier.isbn | 978-145031244-8 |
dc.identifier.uri | http://hdl.handle.net/2117/16043 |
dc.description.abstract | Semiconductor technology evolution enables the design of ultra-low-cost chips (e.g., below 1 USD) required for new market segments such as environment, urban life and body monitoring, etc. Recently, hybrid-operation (high Vcc, ultra-low Vcc) single-Vcc-domain cache designs have been proposed to tackle the needs of those chips. However, existing data management policies are far from being optimal during high Vcc operation. This paper presents ADAM, a new and extremely simple Adaptive Data Management mechanism, which is tailored to detect hit distribution and changing application conditions dynamically at ne grain with negligible hardware overhead. ADAM is proven to save signi cant energy (29% on average) in L1 caches with negligible performance degradation (1.7% on average), thus improving the energy-delay product (EDP) noticeably across di erent cache con gurations with respect to all existing data management approaches. |
dc.format.extent | 6 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Hardware |
dc.subject.lcsh | Semiconductor storage devices |
dc.subject.lcsh | ADAM (Adaptative data management mechanism) |
dc.title | ADAM : an efficient data management mechanism for hybrid high and ultra-low voltage operation caches |
dc.type | Conference report |
dc.subject.lemac | Memòria cau |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1145/2206781.2206840 |
dc.description.peerreviewed | Peer Reviewed |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 10542357 |
dc.description.version | Postprint (published version) |
dc.date.lift | 10000-01-01 |
local.citation.author | Maric, B.; Abella, J.; Valero, M. |
local.citation.contributor | ACM Great Lakes Symposium on VLSI |
local.citation.publicationName | GLSVLSI - Proceedings of the ACM Great Lakes Symposium on VLSI |
local.citation.startingPage | 245 |
local.citation.endingPage | 250 |