Hybrid access-specific software cache techniques for the cell BE architecture
Document typeConference lecture
PublisherAssociation for Computing Machinery
Rights accessRestricted access - publisher's policy
Ease of programming is one of the main impediments for the broad acceptance of multi-core systems with no hardware support for transparent data transfer between local and global memories. Software cache is a robust approach to provide the user with a transparent view of the memory architecture; but this software approach can suffer from poor performance. In this paper, we propose a hierarchical, hybrid software-cache architecture that classifies at compile time memory accesses in two classes, highlocality and irregular. Our approach then steers the memory references toward one of two specific cache structures optimized for their respective access pattern. The specific cache structures are optimized to enable high-level compiler optimizations to aggressively unroll loops, reorder cache references, and/or transform surrounding loops so as to practically eliminate the software cache overhead in the innermost loop. Performance evaluation indicates that improvements due to the optimized software-cache structures combined with the proposed codeoptimizations translate into 3.5 to 8.4 speedup factors, compared to a traditional software cache approach. As a result, we demonstrate that the Cell BE processor can be a competitive alternative to a modern server-class multi-core such as the IBM Power5 processor for a set of parallel NAS applications.
CitationGonzález, M. [et al.]. Hybrid access-specific software cache techniques for the cell BE architecture. A: International Conference on Parallel Architectures and Compilation Techniques. "PACT'08. Proceedings of the Seventeenth International Conference on Parallel Architectures and Compilation Techniques". Toronto: Association for Computing Machinery, 2008, p. 292-302.
|p292-gonzalez.pdf||PACT 2008||853,2Kb||Restricted access|