Impact of positive bias temperature instability (PBTI)
Document typeConference report
Rights accessRestricted access - publisher's policy
Memory circuits are playing a key role in complex multicore systems with both data and instructions storage and mailbox communication functions. There is a general concern that conventional SRAM cell based on the 6T structure could exhibit serious limitations in future CMOS technologies due to the instability caused by transistor mismatching as well as for leakage consumption reasons. For L1 data caches the new cell 3T1D DRAM is considered a potential candidate to substitute 6T SRAMs. We first evaluate the impact of the positive bias temperature instability, PBTI, on the access and retention time of the 3T1D memory cell implemented with 45 nm technology. Then, we consider all sources of variations and the effect of the degradation caused by the aging of the device on the yield at system level.
CitationAymerich, N. [et al.]. Impact of positive bias temperature instability (PBTI). A: ACM Great Lakes Symposium on VLSI. "Proceedings of the 2011 Great Lakes Symposium on VLSI". Lausanne: 2011, p. 227-282.
- HIPICS - High Performance Integrated Circuits and Systems - Ponències/Comunicacions de congressos 
- ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos 
- Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos 
- Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos 
|GLVLSI_2011.pdf||Article Great Lakes Symposium 2011||431,1Kb||Restricted access|