dc.contributor | Mateo Peña, Diego |
dc.contributor | Aragonès Cervera, Xavier |
dc.contributor.author | Álvarez Sabaté, Àlex |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.date.accessioned | 2019-06-20T06:27:07Z |
dc.date.available | 2019-06-20T06:27:07Z |
dc.date.issued | 2019-05-31 |
dc.identifier.uri | http://hdl.handle.net/2117/134812 |
dc.description.abstract | The advances in the semiconductor and wireless industry have enabled the expansion of new paradigms, which have given rise to concepts like Internet of Things (IoT). Apart from qualities like size, speed or cost, the ever-increasing demand for autonomy focuses all design efforts in the minimization of power consumption. Scaling technologies and the request to reduce power consumption have pushed designers towards lower supply voltages. Despite the fact that technology scalability allows for faster transistors, radio-frequency (RF) integrated circuit (IC) design accuses the reduction of the voltage supply through frequency response degradation, which significantly deteriorates the overall performance. Analog and RF circuits in highend applications require substantial gate voltage overdrive to maintain device speed, which further complicates the design due to the reduction of voltage headroom. As a consequence, the necessity to develop circuit topologies capable to deal with low-power and low-voltage stringent constraints well suited to applications requiring long battery life and low cost emerges. This work aims to implement a low-noise amplifier and mixer stages of a radio-frequency receiver front-end working under an ultra-low power (< 100 ?W) and ultra-low voltage (< 0.8V) scenario while targeting decent overall performance. To cope with the stringent power requirements, 28nm FD-SOI technology will be used to take maximum profit of aggressive forward body bias and enhance transistor performance. |
dc.language.iso | eng |
dc.publisher | Universitat Politècnica de Catalunya |
dc.rights | S'autoritza la difusió de l'obra mitjançant la llicència Creative Commons o similar 'Reconeixement-NoComercial- SenseObraDerivada' |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica |
dc.subject.lcsh | Radio frequency |
dc.subject.lcsh | Internet of things |
dc.subject.other | ultra-low power |
dc.subject.other | ultra-low voltage |
dc.subject.other | FD-SOI |
dc.subject.other | LNA |
dc.subject.other | mixer |
dc.title | Design of a RF communication receiver front-end for ultra-low power and voltage applications in a FDSOI 28nm technology |
dc.type | Master thesis |
dc.subject.lemac | Radiofreqüència |
dc.subject.lemac | Internet de les coses |
dc.identifier.slug | ETSETB-230.138734 |
dc.rights.access | Open Access |
dc.date.updated | 2019-06-07T05:50:59Z |
dc.audience.educationlevel | Màster |
dc.audience.mediator | Escola Tècnica Superior d'Enginyeria de Telecomunicació de Barcelona |