Asynchronous multipliers with variable-delay counters
Document typeConference report
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Although multiplication is an intensely studied arithmetic operation and many fast algorithms and implementations are available, it still represents one of the major bottlenecks of many digital systems that require intensive and fast computations. This paper presents a novel design approach based on the well-known Baugh and Wooley algorithm, particularly appealing for asynchronous implementations and that may be easily mapped into a VLSI circuit. This technique has been applied to the design of a high-speed variable-delay multiplier that resulted to be faster than other synchronous and asynchronous implementations.
CitationCornetta, G.; Cortadella, J. Asynchronous multipliers with variable-delay counters. A: IEEE International Conference on Electronics, Circuits and Systems. "ICECS 2001, The 8th IEEE International Conference on Electronics, Circuits and Systems: September 2nd-5th, 2001, Malta". Institute of Electrical and Electronics Engineers (IEEE), 2001, p. 701-705.