Hardware synthesis for asynchronous communications mechanisms
Document typeConference report
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Asynchronous data communication mechanisms (ACMs) have been extensively studied as data connectors between independently timed concurrent processes. In this work an automatic method for synthesis of re-reading ACMs is introduced. This method is is oriented to the generation of hardware artifacts. The behavior of re-reading ACMs is formally defined and the correctness properties are discussed. Then it is shown how to generate the ACMs specifications and how they can be translated into a proper hardware implementation. Verilog has been used as the target language to describe the hardware being synthesized.
CitationGorgônio, K.; Cortadella, J. Hardware synthesis for asynchronous communications mechanisms. A: International Conference of the Chilean Computer Science Society. "International Conference of the Chilean Computer Science Society, SCCC 2008: 10-14 November 2008, Punta Arenas, Chile: proceedings". Institute of Electrical and Electronics Engineers (IEEE), 2008, p. 135-143.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder