Increasing the Reliability of Software Timing Analysis for Cache-Based Processors
Cita com:
hdl:2117/132948
Document typeArticle
Defense date2019-06-01
PublisherIEEE
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder
ProjectCOMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
RYC-2013-14717 (MINECO-RYC-2013-14717)
RYC-2013-14717 (MINECO-RYC-2013-14717)
Abstract
Real-time systems are witnessing a significant increase in critical software's size, complexity, and performance needs, which can only be satisfied with high-performance hardware features. Cache memories, pervasively used to improve average performance, complicate Worst-Case Execution Time analysis: cache placement (i.e., how software objects are mapped to cache) during the testing phase does not only critically affect the observed performance, but also proves to be arduous to control and preserve up to operation. The probabilistic variant of Measurement-Based Timing Analysis (MBPTA) responds to this challenge by deploying time-randomized caches that naturally explore a different random cache placement in each run, relieving the user from producing tests that intercept relevant Cache Conflict Placements (CCP). Yet, to meet an adequate probabilistic CCP coverage, the user is required to collect a minimum number of measurements. We present two mechanisms, CCP-RM and CCP-HRP, to identify CCP with relevant probability of occurrence and large impact on execution-time, for the random modulo (RM) and hash-based random placement (HRP) policies. CCP-RM and CCP-HRP enable a reliable application of MBPTA by computing the number of runs $R^{\prime }$R' necessary to meet the desired CCP coverage. We exhaustively evaluate CCP-RM and CCP-HRP, showing their effectiveness on well-known benchmarks and a railway case study, on top of an accurate simulator and a concrete RTL implementation.
CitationMilutinovic, S. [et al.]. Increasing the Reliability of Software Timing Analysis for Cache-Based Processors. "IEEE Transactions on Computers", 1 Juny 2019, vol. 68, núm. 6, p. 836-851.
ISSN0018-9340
Publisher versionhttps://ieeexplore.ieee.org/abstract/document/8603793
Collections
Files | Description | Size | Format | View |
---|---|---|---|---|
Increasing the Reliability of Software Timing.pdf | 751,0Kb | View/Open |