Mostra el registre d'ítem simple
Fast evaluation methodology for automatic custom hardware prototyping
dc.contributor.author | González, Cecilia |
dc.contributor.author | Jiménez González, Daniel |
dc.contributor.author | Martorell Bofill, Xavier |
dc.contributor.author | Álvarez Martínez, Carlos |
dc.contributor.author | Gaydadjiev, Georgi |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2011-09-20T08:37:30Z |
dc.date.available | 2011-09-20T08:37:30Z |
dc.date.created | 2009-06 |
dc.date.issued | 2009-06 |
dc.identifier.citation | González, C. [et al.]. Fast evaluation methodology for automatic custom hardware prototyping. A: Workshop on Architectural Research Prototyping. "4th Workshop on Architectural Research Prototyping". Austin: 2009. |
dc.identifier.uri | http://hdl.handle.net/2117/13254 |
dc.description.abstract | Hardware customization for scientific applications has shown a big potential for reducing power consumption and increasing performance. In particular, the automatic generation of ISA extensions for General-Purpose Processors (GPPs) to accelerate domain-specific applications is an active field of research to accelerate. Those domain-specific accelerated processors are mostly evaluated in simulation environments due to technical and programmability issues while using real hardware. There is no automatic mechanism to test those custom units in a real hardware environment. In this paper we present a toolchain that can automatically identify candidate parts of the code suitable for reconfigurable hardware acceleration. We validate our toolchain using ClustalW. |
dc.format.extent | 1 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | High performance computing |
dc.title | Fast evaluation methodology for automatic custom hardware prototyping |
dc.type | Conference report |
dc.subject.lemac | Càlcul intensiu (Informàtica) |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.relation.publisherversion | http://bardd.ee.byu.edu/warp2009/ |
dc.rights.access | Open Access |
local.identifier.drac | 2573651 |
dc.description.version | Postprint (published version) |
local.citation.author | González, C.; Jimenez, D.; Martorell, X.; Alvarez, C.; Gaydadjiev, G. |
local.citation.contributor | Workshop on Architectural Research Prototyping |
local.citation.pubplace | Austin |
local.citation.publicationName | 4th Workshop on Architectural Research Prototyping |