Mostra el registre d'ítem simple
Handshake protocols for de-synchronization
dc.contributor.author | Blunno, Ivan |
dc.contributor.author | Cortadella, Jordi |
dc.contributor.author | Kondratyev, Alex |
dc.contributor.author | Lavagno, Luciano |
dc.contributor.author | Lwin, Kelvin |
dc.contributor.author | Sotiriou, Christos P. |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament de Ciències de la Computació |
dc.date.accessioned | 2019-03-26T10:22:08Z |
dc.date.available | 2019-03-26T10:22:08Z |
dc.date.issued | 2004 |
dc.identifier.citation | Blunno, I. [et al.]. Handshake protocols for de-synchronization. A: IEEE International Symposium on Asynchronous Circuits and Systems. "10th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2004: 19-23 April 2004, Crete, Greece". Institute of Electrical and Electronics Engineers (IEEE), 2004, p. 149-158. |
dc.identifier.isbn | 0-7695-2133-9 |
dc.identifier.uri | http://hdl.handle.net/2117/130845 |
dc.description.abstract | De-synchronization appears as a new paradigm to automate the design of asynchronous circuits from synchronous netlists. This paper studies different protocols for de-synchronization and formally proves their correctness. Taxonomy of existing protocols for latch controllers is provided. In particular, four-phase handshake protocols devised for micro-pipelines are studied. A new controller with maximum concurrency for de-synchronization is also proposed. The applicability of de-synchronization on an implementation of the DLX microprocessor is also described and discussed. |
dc.format.extent | 10 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats |
dc.subject.lcsh | Asynchronous circuits |
dc.subject.lcsh | Microprocessors |
dc.subject.other | Protocols |
dc.subject.other | Automatic control |
dc.subject.other | Circuit synthesis |
dc.subject.other | Synchronization |
dc.subject.other | Clocks |
dc.subject.other | Network synthesis |
dc.subject.other | Design automation |
dc.subject.other | Pipelines |
dc.title | Handshake protocols for de-synchronization |
dc.type | Conference report |
dc.subject.lemac | Circuits asíncrons |
dc.subject.lemac | Microprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals |
dc.identifier.doi | 10.1109/ASYNC.2004.1299296 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | https://ieeexplore.ieee.org/document/1299296 |
dc.rights.access | Open Access |
local.identifier.drac | 2451985 |
dc.description.version | Postprint (published version) |
local.citation.author | Blunno, I.; Cortadella, J.; Kondratyev, A.; Lavagno, L.; Lwin, K.; Sotiriou, C. P. |
local.citation.contributor | IEEE International Symposium on Asynchronous Circuits and Systems |
local.citation.publicationName | 10th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2004: 19-23 April 2004, Crete, Greece |
local.citation.startingPage | 149 |
local.citation.endingPage | 158 |