Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
61.608 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs

Thumbnail
View/Open
A Demo of FPGA Aggressive Voltage Downscaling.pdf (466,3Kb)
 
10.1109/FPL.2018.00085
 
  View Usage Statistics
  LA Referencia / Recolecta stats
Cita com:
hdl:2117/130844

Show full item record
Salami, Behzad
Unsal, Osman Sabri
Cristal Kestelman, AdriánMés informacióMés informació
Document typeConference lecture
Defense date2018-12-06
PublisherIEEE
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectLEGaTO - Low Energy Toolset for Heterogeneous Computing (EC-H2020-780681)
Abstract
The power consumption of digital circuits, e.g., Field Programmable Gate Arrays (FPGAs), is directly related to their operating supply voltages. On the other hand, usually, chip vendors introduce a conservative voltage guardband below the standard nominal level to ensure the correct functionality of the design in worst-case process and environmental scenarios. For instance, this voltage guardband is empirically measured to be 12%, 20%, and 16% of the nominal level in commercial CPUs [1], Graphics Processing Units (GPUs) [2], and Dynamic RAMs (DRAMs) [3], respectively. However, in many real-world applications, this guardband is extremely conservative and eliminating it can result in significant power savings without any overhead. Motivated by these studies, we aim to extend the undevolting technique to commercial FPGAs. Toward this goal, we will practically demonstrate the voltage guardband for a representative Xilinx FPGA, with a preliminary concentration on on-chip memories, or Block RAMs (BRAMs).
CitationSalami, B.; Unsal, O.; Cristal, A. A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs. A: "2018 28th International Conference on Field Programmable Logic and Applications (FPL)". IEEE, 2018, p. 451-452. 
URIhttp://hdl.handle.net/2117/130844
DOI10.1109/FPL.2018.00085
ISBN978-1-5386-8517-4
Publisher versionhttps://ieeexplore.ieee.org/document/8530793
Collections
  • Doctorat en Arquitectura de Computadors - Ponències/Comunicacions de congressos [251]
  • Computer Sciences - Ponències/Comunicacions de congressos [530]
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
A Demo of FPGA Aggressive Voltage Downscaling.pdf466,3KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina