Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus
Visualitza/Obre
Cita com:
hdl:2117/130126
Tipus de documentText en actes de congrés
Data publicació1998
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
The energy at the I/O pins is a significant part of the overall consumption of a chip. To reduce this energy, this work extends to the data bus the working zone encoding method originally applied to encoding an external address bus. This method is based on the conjecture that programs favor a few working zones of their address space at each instant and that addresses to consecutive accesses for each zone frequently differ by a small amount. When the difference is small, instead of sending the whole address, the method sends an offset with respect to the previous address to that zone, together with an identifier for the zone. In this paper the same idea is extended to the data bus. The approach has been applied to several SPEC95 streams of references to memory along with the corresponding data values in a system with multiplexed address and multiplexed instruction/data buses. Moreover the effect of instruction and data caches is evaluated. Comparisons are given with previous methods for bus encoding, showing significant improvement in all cases except for the multiplexed address bus with instruction cache, where the best scheme depends on the overhead of the implementation.
CitacióLang, T.; Mussol, E.; Cortadella, J. Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus. A: IEEE International Conference on Computer Design. "International Conference on Computer Design: VLSI in Computers and Processors: October 5-7, 1998 Austin, Texas: proceedings". Institute of Electrical and Electronics Engineers (IEEE), 1998, p. 414-419.
ISBN0-8186-9099-2
Versió de l'editorhttps://ieeexplore.ieee.org/document/727083
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
00727083.pdf | 69,69Kb | Visualitza/Obre |