Mostra el registre d'ítem simple
Memory controller for vector processor
dc.contributor.author | Hussain, Tassadaq |
dc.contributor.author | Palomar, Oscar |
dc.contributor.author | Unsal, Osman Sabri |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.author | Ayguadé Parra, Eduard |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2019-03-07T09:15:27Z |
dc.date.available | 2019-03-07T09:15:27Z |
dc.date.issued | 2018-11 |
dc.identifier.citation | Hussain, T. [et al.]. Memory controller for vector processor. "Journal of signal processing systems", Novembre 2018, vol. 90, núm. 11, p. 1533-1549. |
dc.identifier.issn | 1939-8018 |
dc.identifier.uri | http://hdl.handle.net/2117/130124 |
dc.description.abstract | To manage power and memory wall affects, the HPC industry supports FPGA reconfigurable accelerators and vector processing cores for data-intensive scientific applications. FPGA based vector accelerators are used to increase the performance of high-performance application kernels. Adding more vector lanes does not affect the performance, if the processor/memory performance gap dominates. In addition if on/off-chip communication time becomes more critical than computation time, causes performance degradation. The system generates multiple delays due to application’s irregular data arrangement and complex scheduling scheme. Therefore, just like generic scalar processors, all sets of vector machine – vector supercomputers to vector microprocessors – are required to have data management and access units that improve the on/off-chip bandwidth and hide main memory latency. In this work, we propose an Advanced Programmable Vector Memory Controller (PVMC), which boosts noncontiguous vector data accesses by integrating descriptors of memory patterns, a specialized on-chip memory, a memory manager in hardware, and multiple DRAM controllers. We implemented and validated the proposed system on an Altera DE4 FPGA board. The PVMC is also integrated with ARM Cortex-A9 processor on Xilinx Zynq All-Programmable System on Chip architecture. We compare the performance of a system with vector and scalar processors without PVMC. When compared with a baseline vector system, the results show that the PVMC system transfers data sets up to 1.40x to 2.12x faster, achieves between 2.01x to 4.53x of speedup for 10 applications and consumes 2.56 to 4.04 times less energy. |
dc.format.extent | 17 p. |
dc.language.iso | eng |
dc.publisher | Springer |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | High performance computing |
dc.subject.lcsh | Memory management (Computer science) |
dc.subject.other | Vector processor |
dc.subject.other | Scalar core |
dc.subject.other | SDRAM controller |
dc.title | Memory controller for vector processor |
dc.type | Article |
dc.subject.lemac | Càlcul intensiu (Informàtica) |
dc.subject.lemac | Gestió de memòria (Informàtica) |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1007/s11265-016-1215-5 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | https://link.springer.com/article/10.1007%2Fs11265-016-1215-5 |
dc.rights.access | Open Access |
local.identifier.drac | 23502920 |
dc.description.version | Postprint (author's final draft) |
local.citation.author | Hussain, T.; Palomar, O.; Unsal, O.; Cristal, A.; Ayguadé, E. |
local.citation.publicationName | Journal of signal processing systems |
local.citation.volume | 90 |
local.citation.number | 11 |
local.citation.startingPage | 1533 |
local.citation.endingPage | 1549 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.049]
-
Articles de revista [382]