Individual flip-flops with gated clocks for low power datapaths
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Energy consumption has become one of the important factors in digital systems, because of the requirement to dissipate this energy in high-density circuits and to extend the battery life in portable systems such as devices with wireless communication capabilities. Flip-flops are one of the most energy-consuming components of digital circuits. This paper presents techniques to reduce energy consumption by individually deactivating the clock when flip-flops do not have to change their value. Flip-flop structures are proposed and selection criteria given to obtain minimum energy consumption. The structures have been evaluated using energy models and validated by switch-level simulations. For the applications considered, significant energy reductions are achieved.
CitationLang, T.; Cortadella, J.; Musoll, E. Individual flip-flops with gated clocks for low power datapaths. "IEEE transactions on circuits and systems II: analog and digital signal processing", Juny 1997, vol. 44, núm. 6, p. 507-516.