Mostra el registre d'ítem simple

dc.contributor.authorPeña Basurto, Marco Antonio
dc.contributor.authorCortadella, Jordi
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament de Ciències de la Computació
dc.date.accessioned2019-02-21T10:03:24Z
dc.date.available2019-02-21T10:03:24Z
dc.date.issued1996
dc.identifier.citationPeña, M.; Cortadella, J. Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits. A: International Symposium on Advanced Research in Asynchronous Circuits and Systems. "Second International Symposium on Advanced Research in Asynchronous Circuits and Systems: March 18-21, 1996 Aizu-Wakamatsu, Fukushima, Japan: proceedings". Institute of Electrical and Electronics Engineers (IEEE), 1996, p. 222-232.
dc.identifier.isbn0-8186-7298-6
dc.identifier.urihttp://hdl.handle.net/2117/129504
dc.description.abstractThis paper presents a new methodology to automatically synthesize asynchronous circuits from descriptions based on process algebra. Traditionally, syntax-directed techniques have been used to generate a netlist of basic components previously implemented by skilled designers. However, the generality of the approach often involves the insertion of redundant functionality to the circuit. We propose a new approach based on the composition of Petri nets and the automatic synthesis through Signal Transition Graphs that allows to take advantage of logic synthesis methods to optimize the circuit and make it portable far different delay models and technologies. Some preliminary experimental results have shown the effectiveness of the approach to improve the quality of the circuits.
dc.format.extent11 p.
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Microelectrònica::Circuits integrats
dc.subject.lcshAsynchronous circuits
dc.subject.lcshPetri nets
dc.subject.lcshLogic design
dc.subject.otherProcess algebra
dc.subject.otherLogic CAD
dc.subject.otherFormal logic
dc.subject.otherFormal specification
dc.titleCombining process algebras and Petri nets for the specification and synthesis of asynchronous circuits
dc.typeConference report
dc.subject.lemacCircuits asíncrons
dc.subject.lemacPetri, Xarxes de
dc.subject.lemacEstructura lògica
dc.contributor.groupUniversitat Politècnica de Catalunya. ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals
dc.identifier.doi10.1109/ASYNC.1996.494453
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttps://ieeexplore.ieee.org/document/494453
dc.rights.accessOpen Access
local.identifier.drac2357353
dc.description.versionPostprint (published version)
local.citation.authorPeña, M.; Cortadella, J.
local.citation.contributorInternational Symposium on Advanced Research in Asynchronous Circuits and Systems
local.citation.publicationNameSecond International Symposium on Advanced Research in Asynchronous Circuits and Systems: March 18-21, 1996 Aizu-Wakamatsu, Fukushima, Japan: proceedings
local.citation.startingPage222
local.citation.endingPage232


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple