Architecting a secure wireless network-on-chip
View/Open
08512168.pdf (600,0Kb) (Restricted access)
Request copy
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/126107
Document typeConference report
Defense date2018
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
All rights reserved. This work is protected by the corresponding intellectual and industrial
property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public
communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
With increasing integration in SoCs, the Network-on-Chip (NoC) connecting cores and accelerators is of paramount importance to provide low-latency and high-throughput communication. Due to limits to scaling of electrical wires in terms of energy and delay, especially for long multi-mm distances on-chip, alternate technologies such as Wireless Network-on-Chip (WNoC) have shown promise. WNoCs can provide low-latency one-hop broadcasts across the entire chip and can augment point-to-point multi-hop signaling over traditional wired NoCs. Thus, there has been a recent surge in research demonstrating the performance and energy benefits of WNoCs. However, little to no work has studied the additional security and fault tolerance challenges that are unique to WNoCs. In this work, we study potential threats related to denial-of-service, spoofing, and eavesdropping attacks in WNoCs, due to malicious hardware trojans or faulty wireless components. We introduce Prometheus, a dropin solution inside the network interface that provides protection from all three attacks, while adhering to the strict area, power and latency constraints of on-chip systems.
CitationLebiednik, B., Abadal, S., Kwon, H., Krishna, T. Architecting a secure wireless network-on-chip. A: IEEE/ACM International Symposium on Networks-on-Chip. "2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS): Torino, Italy, 4-5 October 2018". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 1-8.
ISBN978-1-5386-4893-3
Publisher versionhttps://ieeexplore.ieee.org/document/8512168
Files | Description | Size | Format | View |
---|---|---|---|---|
08512168.pdf![]() | 600,0Kb | Restricted access |