Evaluation of A+B=K conditions without carry propagation
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
The response time of parallel adders is mainly determined by the carry propagation delay. The evaluation of conditions of the type A+B=K is addressed. Although an addition is involved in the comparison, it is shown that it can be evaluated without carry propagation, thus drastically reducing the computation time. Dependencies produced by branches degrade the performance of pipelined computers. The evaluation of conditions is often one of the critical paths in the execution of branch instructions. A circuit is proposed for the fast evaluation of A+B=K conditions that can significantly improve processor performance.
CitationCortadella, J., Llaberia, J. Evaluation of A+B=K conditions without carry propagation. "IEEE transactions on computers", Novembre 1992, vol. 41, núm. 11, p. 1484-1488.
- Departament d'Arquitectura de Computadors - Articles de revista 
- Departament de Ciències de la Computació - Articles de revista 
- CAP - Grup de Computació d'Altes Prestacions - Articles de revista 
- ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals - Articles de revista