Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament de Ciències de la Computació
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Departaments
  • Departament de Ciències de la Computació
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A hierarchical mathematical model for automatic pipelining and allocation using elastic systems

Thumbnail
View/Open
main.pdf (591,3Kb)
Share:
 
 
10.1109/ACSSC.2017.8335149
 
  View Usage Statistics
Cita com:
hdl:2117/124265

Show full item record
Cortadella, JordiMés informacióMés informacióMés informació
Petit Silvestre, JordiMés informacióMés informacióMés informació
Document typeConference report
Defense date2018
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectMODELOS Y METODOS COMPUTACIONALES PARA DATOS MASIVOS ESTRUCTURADOS (MINECO-TIN2013-46181-C2-1-R)
Abstract
The advent of FPGA-based accelerators has encouraged the use of high-level synthesis (HLS) for rapid prototyping and design space exploration. In this context, design optimization at behavioral level becomes a critical task for the delivery of high-quality solutions. Time elasticity opens a new avenue of optimizations that can be applied after HLS and before logic synthesis, proposing new sequential transformations that expand beyond classical retiming and enlarge the register-transfer level (RTL) exploration space. This paper proposes a mathematical model for RTL transformations that exploit elasticity to select the best implementation for each functional unit and add pipeline registers to increase performance. Two simple examples are used to validate the effectiveness and potential benefits of the model.
CitationCortadella, J., Petit, J. A hierarchical mathematical model for automatic pipelining and allocation using elastic systems. A: Asilomar Conference on Signals, Systems, and Computers. "Conference record of the Fifty-First Asilomar Conference on Signals, Systems & Computers: October 29-November 1, 2017 Pacific Grove, California". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 115-120. 
URIhttp://hdl.handle.net/2117/124265
DOI10.1109/ACSSC.2017.8335149
ISBN978-1-5386-1823-3
Publisher versionhttps://ieeexplore.ieee.org/document/8335149
Collections
  • Departament de Ciències de la Computació - Ponències/Comunicacions de congressos [1.191]
  • ALBCOM - Algorismia, Bioinformàtica, Complexitat i Mètodes Formals - Ponències/Comunicacions de congressos [319]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
main.pdf591,3KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina