Mostra el registre d'ítem simple
Analysis and simulation of data prefetching algorithms for last-level cache memory
dc.contributor.author | Escuín Blasco, Carlos |
dc.date.accessioned | 2018-11-06T18:32:15Z |
dc.date.available | 2018-11-06T18:32:15Z |
dc.date.issued | 2018-06-25 |
dc.identifier.uri | http://hdl.handle.net/2117/123664 |
dc.description.abstract | Analysis and simulation of data prefetching algorithms for last-level cache memory. Analysis and comparison of one of the latest data prefetching algorithms in terms of performance, network utilization and prefetching accuracy. |
dc.language.iso | eng |
dc.publisher | Universitat Politècnica de Catalunya |
dc.subject | Àrees temàtiques de la UPC::Informàtica |
dc.subject.lcsh | Computer architecture |
dc.subject.lcsh | Memory hierarchy (Computer science) |
dc.subject.other | prerecerca |
dc.subject.other | memòria cau |
dc.subject.other | prerecerca de dades |
dc.subject.other | prefetching |
dc.subject.other | cache memory |
dc.subject.other | data prefetching |
dc.title | Analysis and simulation of data prefetching algorithms for last-level cache memory |
dc.type | Master thesis |
dc.subject.lemac | Arquitectura d'ordinadors |
dc.subject.lemac | Jerarquia de memòria (Informàtica) |
dc.identifier.slug | 131873 |
dc.rights.access | Open Access |
dc.date.updated | 2018-07-27T04:00:22Z |
dc.audience.educationlevel | Màster |
dc.audience.mediator | Facultat d'Informàtica de Barcelona |
dc.audience.degree | MÀSTER UNIVERSITARI EN INNOVACIÓ I RECERCA EN INFORMÀTICA (Pla 2012) |
dc.contributor.covenantee | České vysoké učení technické v Praze |