A template system for the efficient compilation of domain abstractions onto reconfigurable computers
Document typeConference report
Rights accessRestricted access - publisher's policy
Past research has addressed the issue of using FPGAs as accelerators for HPC systems. However, writing low level code for an efficient, portable and scalable architecture altogether has been always a challenge. Therefore, to help-out developers of reconfigurable accelerators in dealing with these three key issues, we propose to increase the level of abstractions. Our approach is to implement domain specific abstractions for FPGA based accelerator architectures using techniques from generic programming. In this paper we explain the basic idea of a system that helps to design accelerators by template expansions (DATE). We also present evaluations of three applications for the proposed system.
CitationShafiq, M., Pericas, M., Ayguade, E. A template system for the efficient compilation of domain abstractions onto reconfigurable computers. A: HiPEAC Workshop on Reconfigurable Computing. "5th HiPEAC Workshop on Reconfigurable Computing: WRC 2011: 23 January 2011, Heraklion, Crete, Greece". 2011, p. 65-74.
|A template syst ... configurable computers.pdf||518,8Kb||Restricted access|