Synchronization / communication techniques for OmpSs@FPGA
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/117562
Realitzat a/ambBarcelona Supercomputing Center
Tipus de documentProjecte Final de Màster Oficial
Data2017-10-24
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
HPC machines are introducing more and more heterogeneity in their
architecture on the road to exascale systems. The increasing complexity of
the machines due to the variety of hardware architectures and accelerators
makes efficient programming a task harder than ever. Heterogeneous parallel
programming models, such as OmpSs@FPGA, help the programmer
handle the most unfriendly parts of working with accelerators.
This master thesis analyzes the OmpSs@FPGA communication system
and proposes a set of techniques to overcome the problems related to it
and potentially improve the performance of the applications.
The results show that the techniques proposed speed up the applications
under certain conditions and, most importantly, solves some of the
limitations that had the previous communication system. In particular, the
new techniques specially improve the explotation of fine-grain parallelism
and open the door to explore new possibilities with regard to data communication
and re-use.
Moreover, a tool (autoVivado) that automatically manages the process
of bitstream generation, from the synthesis of the HLS code to the generation
of the device-tree, has been developed as part of this master thesis.
autoVivado has been fully integrated with the OmpSs@FPGA compiler infrastructure,
providing the programmers a way to transparently generate
parallel heterogenous programs and bitstreams from OmpSs applications
that use FPGA accelerators.
MatèriesSoftware engineering, Computer architecture, Enginyeria de programari, Arquitectura d'ordinadors
TitulacióMÀSTER UNIVERSITARI EN INNOVACIÓ I RECERCA EN INFORMÀTICA (Pla 2012)
Col·leccions
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
126941.pdf | 3,138Mb | Visualitza/Obre |