Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Crypto-test-lab for security validation of ECC co-processor test infrastructure

Thumbnail
View/Open
DCIS17_33_c.pdf (219,6Kb)
Share:
 
 
10.1109/DCIS.2017.8311632
 
  View Usage Statistics
Cita com:
hdl:2117/116418

Show full item record
Lupón Roses, EmilioMés informacióMés informació
Rodríguez Montañés, RosaMés informacióMés informacióMés informació
Manich Bou, SalvadorMés informacióMés informacióMés informació
Document typeConference report
Defense date2018
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
ProjectANALISIS Y TECNICAS DE MEJORA DE LA ROBUSTEZ Y SEGURIDAD DE CIRCUITOS NANOMETRICOS EN PRESENCIA DE ATAQUES, DEFECTOS, VARIABILIDAD Y AGING (MINECO-TEC2013-41209-P)
Abstract
Elliptic Curve Cryptography (ECC) is a technology for public-key cryptography that is becoming increasingly popular because it provides greater speed and implementation compactness than other public-key technologies. Calculations, however, may not be executed by software, since it would be so time consuming, thus an ECC co-processor is commonly included to accelerate the speed. Test infrastructure in crypto co-processors is often avoided because it poses serious security holes against adversaries. However, ECC co-processors include complex modules for which only functional test methodologies are unsuitable, because they would take an unacceptably long time during the production test. Therefore, some internal test infrastructure is always included to permit the application of structural test techniques. Designing a secure test infrastructure is quite a complex task that relies on the designer's experience and on trial & error iterations over a series of different types of attacks. Most of the severe attacks cannot be simulated because of the demanding computational effort and the lack of proper attack models. Therefore, prototypes are prepared using FPGAs. In this paper, a Crypto-Test-Lab is presented that includes an ECC co-processor with flexible test infrastructure. Its purpose is to facilitate the design and validation of secure strategies for testing in this type of co-processor.
Description
© 20xx IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting /republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works
CitationLupon, E., Rodriguez-Montanes, R., Manich, S. Crypto-test-lab for security validation of ECC co-processor test infrastructure. A: Conference on Design of Circuits and Integrated Systems. "Design of Circuits and Integrated Systems (DCIS), 2017 32nd Conference on". Institute of Electrical and Electronics Engineers (IEEE), 2018, p. 1-6. 
URIhttp://hdl.handle.net/2117/116418
DOI10.1109/DCIS.2017.8311632
ISBN978-1-5386-5108-7
Publisher versionhttp://ieeexplore.ieee.org/document/8311632/
Collections
  • QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat - Ponències/Comunicacions de congressos [78]
  • Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.583]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
DCIS17_33_c.pdf219,6KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina