Strategies to enhance the 3T1D-DRAM cell variability robustness beyond 22 nm

View/Open
Cita com:
hdl:2117/115934
Document typeArticle
Defense date2014-10-01
Rights accessOpen Access
This work is protected by the corresponding intellectual and industrial property rights.
Except where otherwise noted, its contents are licensed under a Creative Commons license
:
Attribution-NonCommercial-NoDerivs 3.0 Spain
ProjectPRINCIPIOS DE DISEÑO Y TEST DE SISTEMAS INTEGRADOS EN TERA-ESCALA (MICINN-TEC2008-01856)
MICROARQUITECTURA Y COMPILADORES PARA FUTUROS PROCESADORES II (MICINN-TIN2010-18368)
MICROARQUITECTURA Y COMPILADORES PARA FUTUROS PROCESADORES II (MICINN-TIN2010-18368)
Abstract
3T1D cell has been stated as a valid alternative to be implemented on L1 memory cache to substitute 6T, highly affected by device variability as technology dimensions are reduced. In this work, we have shown that 22 nm 3T1D memory cells present significant tolerance to high levels of device parameter fluctuation. Moreover, we have observed that when variability is considered the write access transistor becomes a significant detrimental element on the 3T1D cell performance. Furthermore, resizing and temperature control have been presented as some valid strategies in order to mitigate the 3T1D cell variability.
CitationAmat, E., García, C., Aymerich, N., Canal, R., Rubio, A. Strategies to enhance the 3T1D-DRAM cell variability robustness beyond 22 nm. "Microelectronics journal", 1 Octubre 2014, vol. 45, núm. 10, p. 1342-1347.
ISSN0026-2692
Publisher versionhttp://www.sciencedirect.com/science/article/pii/S0026269213002930
Collections
Files | Description | Size | Format | View |
---|---|---|---|---|
Strategies.pdf | Preliminary article version | 2,160Mb | View/Open |