Interleaving granularity on high bandwidth memory architecture for CMPs
Visualitza/Obre
10.1109/ICSAMOS.2010.5642060
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/11379
Tipus de documentText en actes de congrés
Data publicació2010
EditorIEEE Computer Society Publications
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
Memory bandwidth has always been a critical factor for the performance of many data intensive applications. The increasing processor performance, and the advert of single chip multiprocessors have increased the memory bandwidth demands beyond what a single commodity memory device can provide.
The immediate solution is to use more than one memory device, and interleave data across them so they can be used in parallel
as if they were a single device of higher bandwidth.
In this paper we showed that fine-grain memory interleaving on the evaluated many-core architectures with many DRAM
channels was critical to achieve high memory bandwidth efficiency. Our results showed that performance can degrade up to 50% due to achievable bandwidths being far from the maximum installed.
CitacióCabarcas, F. [et al.]. Interleaving granularity on high bandwidth memory architecture for CMPs. A: International Symposium on Systems, Architectures, Modeling, and Simulation. "SAMOS 2010 : International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS X)". Samos: IEEE Computer Society Publications, 2010, p. 250-257.
ISBN978-1-4244-7936-8
Versió de l'editorhttp://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5642060
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
05642060.pdf | 461,0Kb | Visualitza/Obre |