RTL implementation and analysis of fixed priority, round robin, and matrix arbiters for the NoC’s routers
Document typeConference lecture
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
Networks-on-Chip (NoC) is an emerging on-chip interconnection centric platform that influences modern high speed communication infrastructure to improve the performance of many-core System-on-Chip (SoCs) designs. The core of each NoCs router involves arbiter and multiplier pairs that need to be carefully co-optimized in order to achieve an overall efficient implementation. Low transmission latency design is one of the most important parameters of NoC design. This paper uses parametric Verilog HDL to implement the designs and compares the performance in terms of power, area, and delay of different types of arbiters using for NoCs routers. The RTL implementation is performed using parametric Verilog HDL and analysis in term of power, area and delay is performed using Xilinx ISE 14.7 and Xpower Analyzer (XPA) with Xpower Estimator (XPE). The target device uses for these implementation is Vertex 6.
CitationKamal, R., Moreno, J. RTL implementation and analysis of fixed priority, round robin, and matrix arbiters for the NoC’s routers. A: International Conference on Computing, Communication and Automation. "2016 International Conference on Computing, Communication and Automation (ICCCA 2016): Greater Noida, India: 29-30 April 2016". Greater Noida: Institute of Electrical and Electronics Engineers (IEEE), 2016, p. 1451-1459.
|Arostegui_Kamal_ICCCA 2016_OKDRAC.pdf||2,400Mb||Restricted access|