Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.778 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

An ultra low-power hardware accelerator for acoustic scoring in speech recognition

Thumbnail
View/Open
08091218.pdf (383,4Kb) (Restricted access)   Request copy 

Què és aquest botó?

Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:

  • Disposem del correu electrònic de l'autor
  • El document té una mida inferior a 20 Mb
  • Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Share:
 
 
10.1109/PACT.2017.11
 
  View Usage Statistics
Cita com:
hdl:2117/112943

Show full item record
Tabani, Hamid
Arnau Montañés, José MaríaMés informacióMés informació
Tubella Murgadas, JordiMés informacióMés informació
González Colás, Antonio MaríaMés informacióMés informacióMés informació
Document typeConference report
Defense date2017
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
ProjectMICROARQUITECTURA Y COMPILADORES PARA FUTUROS PROCESADORES III (MINECO-TIN2013-44375-R)
Abstract
Accurate, real-time Automatic Speech Recognition (ASR) comes at a high energy cost, so accuracy has often to be sacrificed in order to fit the strict power constraints of mobile systems. However, accuracy is extremely important for the end-user, and today's systems are still unsatisfactory for many applications. The most critical component of an ASR system is the acoustic scoring, as it has a large impact on the accuracy of the system and takes up the bulk of execution time. The vast majority of ASR systems implement the acoustic scoring by means of Gaussian Mixture Models (GMMs), where the acoustic scores are obtained by evaluating multidimensional Gaussian distributions.In this paper, we propose a hardware accelerator for GMM evaluation that reduces the energy required for acoustic scoring by three orders of magnitude compared to solutions based on CPUs and GPUs. Our accelerator implements a lazy evaluation scheme where Gaussians are computed on demand, avoiding 50% of the computations. Furthermore, it employs a novel clustering scheme to reduce the size of the acoustic model, which results in 8x memory bandwidth savings with a negligible impact on accuracy. Finally, it includes a novel memoization scheme that avoids 74.88% of floating-point operations. The end design provides a 164x speedup and 3532x energy reduction when compared with a highly-tuned implementation running on a modern mobile CPU. Compared to a state-of-the-art mobile GPU, the GMM accelerator achieves 5.89x speedup over a highly optimized CUDA implementation, while reducing energy by 241x.
CitationTabani, H., Arnau, J., Tubella, J., Gonzalez, A. An ultra low-power hardware accelerator for acoustic scoring in speech recognition. A: International Conference on Parallel Architectures and Compilation. "26th International Conference on Parallel Architectures and Compilation Techniques: proceedings: 9-13 September 2017: Portland, Oregon". Portland, OR: Institute of Electrical and Electronics Engineers (IEEE), 2017, p. 41-52. 
URIhttp://hdl.handle.net/2117/112943
DOI10.1109/PACT.2017.11
ISBN978-1-5090-6765-7
Publisher versionhttp://ieeexplore.ieee.org/abstract/document/8091218/
Collections
  • ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos [178]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.849]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
08091218.pdfBlocked383,4KbPDFRestricted access

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina