Analysis of bias stress on thin-film transistors obtained by Hot-Wire Chemical Vapour Deposition
Rights accessOpen Access
The stability under gate bias stress of unpassivated thin film transistors was studied by measuring the transfer and output characteristics at different temperatures. The active layer of these devices consisted of in nanocrystalline silicon deposited at 125°C by Hot-Wire Chemical Vapour Deposition. The dependence of the subthreshold activation energy on gate bias for different gate bias stresses is quite different from the one reported for hydrogenated amorphous silicon. This behaviour has been related to trapped charge in the active layer of the thin film transistor.
CitationDosev, D., Puigdollers, J., Orpella, A., Voz, C., Fonrodona, M., Soler, D., Marsal, L., Pallarès, J., Bertomeu, J., Andreu Batallé, Jordi, Alcubilla, R. Analysis of bias stress on thin-film transistors obtained by Hot-Wire Chemical Vapour Deposition. "Thin solid films", Febrer 2001, vol. 383, núm. 1-2, p. 307-309.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder