On the problem of minimizing workload execution time in SMT processors
Visualitza/Obre
10.1109/ICSAMOS.2007.4285735
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/112384
Tipus de documentText en actes de congrés
Data publicació2007
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
Most research work on (simultaneous multithreading processors) SMTs focuses on improving throughput and/or fairness, or on prioritizing some threads over others in a workload. In this paper, we discuss a new problem not previously addressed in the SMT literature. We call this problem workload execution time (WET) minimization. It consists of reducing the total execution time of all threads in a workload. This problem arises in parallel applications, where it is common for a single master thread to spawn several child jobs. The master job cannot continue until all child jobs have finished. Reducing the overall execution time is important to speedup the application. This paper is a first step in analyzing this problem. First, we analyze the WET provided by the best fetch policies turned at improving throughput/fairness. We demonstrate that these policies achieve less than optimum performance. We show that, on average, for the workloads evaluated in this paper, there is space for improvement of up to 18 percentage points. It follows that novel mechanisms trying to reduce WET are required to speedup parallel applications.
CitacióCazorla, F., Knijnenburg, P., Sakellariou, R., Fernández, E., Ramírez, A., Valero, M. On the problem of minimizing workload execution time in SMT processors. A: International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. "2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2007: July 16-19, 2007, Samos, Greece: proceedings". Samos: Institute of Electrical and Electronics Engineers (IEEE), 2007, p. 66-73.
ISBN1-4244-1058-4
Versió de l'editorhttp://ieeexplore.ieee.org/document/4285735/
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
04285735.pdf | 1,185Mb | Visualitza/Obre |