Show simple item record

dc.contributor.authorLópez Álvarez, David
dc.contributor.authorLlosa Espuny, José Francisco
dc.contributor.authorValero Cortés, Mateo
dc.contributor.authorAyguadé Parra, Eduard
dc.contributor.otherUniversitat Politècnica de Catalunya. Institut de Ciències de l'Educació
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.identifier.citationLópez, D., Llosa, J., Valero, M., Ayguadé, E. Widening resources: a cost-effective technique for aggressive ILP architectures. A: Annual IEEE/ACM International Symposium on Microarchitecture. "31st Annual Acm/IEEE International Symposium on Microarchitecture: November30-December 2, 1998, Westin Park Central, Dallas, Texas: proceedings". Dallas, TX: Institute of Electrical and Electronics Engineers (IEEE), 1998, p. 237-246.
dc.description.abstractThe inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers to investigate aggressive techniques for exploiting program parallelism at the lowest level. To execute more operations per cycle, many processors are designed with growing degrees of resource replication (buses and functional units). However the high cost in terms of area and cycle time of this technique precludes the use of high degrees of replication. An alternative to resource replication is resource widening, that has also been used in some recent designs, in which the width of the resources is increased. In this paper we evaluate a broad set of design alternatives that combine both replication and widening. For each alternative we perform an estimation of the ILP limits (including the impact of spill code for several register file configurations) and the cost in terms of area and access time of the register file. We also perform a technological projection for the next 10 years in order to foresee the possible implementable alternatives. From this study we conclude that if the cost is taken into account, the best performance is obtained when combining certain degrees of replication and widening in the hardware resources. The results have been obtained from a large number of inner loops from numerical programs scheduled for VLIW architectures
dc.format.extent10 p.
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshCompilers (Computer programs)
dc.subject.lcshParallel programming (Computer science)
dc.subject.lcshParallel computers
dc.subject.otherFloating point arithmetic
dc.subject.otherParallel architectures
dc.subject.otherProgram compilers
dc.titleWidening resources: a cost-effective technique for aggressive ILP architectures
dc.typeConference report
dc.subject.lemacCompiladors (Programes d'ordinador)
dc.subject.lemacProgramació en paral·lel (Informàtica)
dc.subject.lemacOrdinadors paral·lels
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.description.peerreviewedPeer Reviewed
dc.rights.accessOpen Access
dc.description.versionPostprint (published version)
upcommons.citation.authorLópez, D., Llosa, J., Valero, M., Ayguadé, E.
upcommons.citation.contributorAnnual IEEE/ACM International Symposium on Microarchitecture
upcommons.citation.pubplaceDallas, TX
upcommons.citation.publicationName31st Annual Acm/IEEE International Symposium on Microarchitecture: November30-December 2, 1998, Westin Park Central, Dallas, Texas: proceedings

Files in this item


This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder