OrthoNoC: a broadcast-oriented dual-plane wireless network-on-chip architecture
Rights accessOpen Access
On-chip communication remains as a key research issue at the gates of the manycore era. In response to this, novel interconnect technologies have opened the door to new Network-on-Chip (NoC) solutions towards greater scalability and architectural flexibility. Particularly, wireless on-chip communication has garnered considerable attention due to its inherent broadcast capabilities, low latency, and system-level simplicity. This work presents ORTHONOC, a wired-wireless architecture that differs from existing proposals in that both network planes are decoupled and driven by traffic steering policies enforced at the network interfaces. With these and other design decisions, ORTHONOC seeks to emphasize the ordered broadcast advantage offered by the wireless technology. The performance and cost of ORTHONOC are first explored using synthetic traffic, showing substantial improvements with respect to other wired-wireless designs with a similar number of antennas. Then, the applicability of ORTHONOC in the multiprocessor scenario is demonstrated through the evaluation of a simple architecture that implements fast synchronization via ordered broadcast transmissions. Simulations reveal significant execution time speedups and communication energy savings for 64-threaded benchmarks, proving that the value of ORTHONOC goes beyond simply improving the performance of the on-chip interconnect.
© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes,creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works
CitationAbadal, S., Torrellas Jovani, Josep, Alarcon, E., A. C. OrthoNoC: a broadcast-oriented dual-plane wireless network-on-chip architecture. "IEEE transactions on parallel and distributed systems", 20 Octubre 2017.
- CBA - Sistemes de Comunicacions de Banda Ampla - Articles de revista 
- EPIC - Disseny de circuits analògics integrats i de convertidors de potencia conmutats - Articles de revista 
- Departament d'Arquitectura de Computadors - Articles de revista 
- Departament d'Enginyeria Electrònica - Articles de revista