Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A module-based cell processor simulator

Thumbnail
View/Open
A module-based Cell Processor Simulator (113,5Kb)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/111255

Show full item record
Cabarcas Jaramillo, Felipe
Rico Carro, Alejandro
Rodenas, David
Martorell Bofill, XavierMés informacióMés informacióMés informació
Ramírez Bellido, Alejandro
Ayguadé Parra, EduardMés informacióMés informacióMés informació
Document typeConference lecture
Defense date2006
PublisherEuropean Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
An interesting design alternative to replication-based chip multiprocessors is to create heterogeneous chip multiprocessors composed of several different cores, with one or more of them running the operating system and orchestrating execution, and the others serving as accelerators where parts of the application are off-loaded. We are developing a simulator for this kind of heterogenous architectures, using the Cell Broadband Engine as a first model and the UNISIM modular infrastructure. Thanks to UNISIM, the modules composing the simulator can be easily changed and replaced by others, allowing us to customize the processor and explore the design space for these emerging architectures.
CitationCabarcas, F., Rico, A., Rodenas, D., Martorell, X., Alex Ramirez, Ayguade, E. A module-based cell processor simulator. A: International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems. "ACACES 2006: poster abstracts: July 26, 2006, L'Aquila, Italy". L'Aquila: European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC), 2006, p. 237-240. 
URIhttp://hdl.handle.net/2117/111255
ISBN90-382-0981-9
Collections
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [762]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.773]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
cellsimacaces06.pdfA module-based Cell Processor Simulator113,5KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina