Show simple item record

dc.contributor.authorStipic, Srdjan
dc.contributor.authorArmejach, Adrià
dc.contributor.authorUnsal, Osman Sabri
dc.contributor.authorCristal Kestelman, Adrián
dc.contributor.authorValero Cortés, Mateo
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2017-11-16T09:47:05Z
dc.date.available2017-11-16T09:47:05Z
dc.date.issued2014
dc.identifier.citationStipic, S., Armejach, A., Unsal, O., Cristal, A., Valero, M. "Commit on overflow". 2014.
dc.identifier.urihttp://hdl.handle.net/2117/110732
dc.description.abstractCurrent commercial CPUs have hardware support for speculative lock elision (SLE). SLE tries to elide the lock by speculatively executing lock protected critical section. If the speculation fails, SLE acquires the lock and re-executes the critical section non-speculatively. Latest Intel CPUs implement SLE and hardware transactional memory (HTM) where SLE uses HTM transactions to speculatively execute critical sections. HTM only supports bounded size transactions where non-conflicting transactions execute until they overflow and abort. Bounded sized transactions impose the limit on the size of SLE protected critical sections. Even worse, the current SLE implementation execute large non-conflicting critical sections twice; first time, speculatively in a transaction, and second time, non-speculatively by acquiring the lock at the beginning of the critical section. Ideally, SLE should execute all non-conflicting critical sections exactly once. This paper introduces a \emph{commit on overflow} (COO) transaction abort policy which -- instead of aborting -- commits overflowed transaction and continues executing it. We show the usefulness of COO while executing large SLE protected critical sections. Also, we show that our COO implementation preserves atomicity of SLE protected critical sections.
dc.format.extent3 p.
dc.language.isoeng
dc.relation.ispartofseriesUPC-DAC-RR-CAP-2014-8
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshMicroprocessors -- Programming
dc.subject.otherTransactional memory
dc.subject.otherTransactional commit
dc.subject.otherTransactional abort
dc.subject.otherTransactional overflow
dc.titleCommit on overflow
dc.typeExternal research report
dc.subject.lemacMicroprocessadors -- Programació
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.rights.accessOpen Access
drac.iddocument21605336
dc.description.versionPostprint (published version)
upcommons.citation.authorStipic, S., Armejach, A., Unsal, O., Cristal, A., Valero, M.
upcommons.citation.publishedtrue


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder