Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

63.128 UPC academic works
You are here:
View Item 
  •   DSpace Home
  • Treballs acadèmics
  • Escola d'Enginyeria de Barcelona Est
  • Grau en Enginyeria Electrònica Industrial i Automàtica (Pla 2009)
  • View Item
  •   DSpace Home
  • Treballs acadèmics
  • Escola d'Enginyeria de Barcelona Est
  • Grau en Enginyeria Electrònica Industrial i Automàtica (Pla 2009)
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Digital system for spiking neural network emulation

Thumbnail
View/Open
Report - Cost Estimation - Annexes (3,647Mb)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/109420

Show full item record
Merino Mallorquí, Eduard-Guillem
Author's e-mailemallorquiarrobaoutlook.com
Tutor / directorCosp Vilella, JordiMés informacióMés informacióMés informació
CovenanteeFundació Centre de Regulació Genòmica
Document typeBachelor thesis
Date2017-05-31
Rights accessOpen Access
Attribution-NonCommercial-ShareAlike 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-ShareAlike 3.0 Spain
Abstract
The present project is about the design, simulation and an experimentational test of a digital system in a single chip able to emulate the behavior of spiking neural networks, which is possible thanks to the use of mathematical models that emulate the behavior of these networks in the brain. A modular system has been proposed in order to provide the necessary flexibility and scalability for the simulation of different neural networks. At the same time the most flexible, simple and efficient option has been chosen in order to have a good performance without losing or reducing the necessary accuracy and exactitude for the emulation of the neural networks. The solution has been implemented by making use of different combinational blocks and totally synchronous flip-flops from a 100 MHz clock signal, besides, the description of the system was performed by using the high-level hardware description language VHDL. Finally, a neural network for pattern recognition has been implemented on a programmable logical device FPGA in order to demonstrate the correct operation of the digital system.
SubjectsNeural networks (Computer science), Xarxes neuronals (Informàtica)
DegreeGRAU EN ENGINYERIA ELECTRÒNICA INDUSTRIAL I AUTOMÀTICA (Pla 2009)
URIhttp://hdl.handle.net/2117/109420
Collections
  • Escola d'Enginyeria de Barcelona Est - Grau en Enginyeria Electrònica Industrial i Automàtica (Pla 2009) [730]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
TFG - Digital System for SNN Emulation.pdfReport - Cost Estimation - Annexes3,647MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina