Mostra el registre d'ítem simple

dc.contributor.authorSubotic, Vladimir
dc.contributor.authorLabarta Mancho, Jesús José
dc.contributor.authorValero Cortés, Mateo
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2017-10-26T06:54:53Z
dc.date.available2017-10-26T06:54:53Z
dc.date.issued2010
dc.identifier.citationSubotic, V., Labarta, J., Valero, M. Simulation environment for studying overlap of communication and computation. A: IEEE International Symposium on Performance Analysis of Systems and Software. "ISPASS 2010: IEEE International Symposium on Performance Analysis of Systems and Software: March 28-30, 2010, White Plains, NY, USA". Institute of Electrical and Electronics Engineers (IEEE), 2010, p. 115-116.
dc.identifier.isbn978-1-4244-6022-9
dc.identifier.urihttp://hdl.handle.net/2117/109231
dc.description.abstractOverlapping communication and computation allows both processors and network to be utilized concurrently and leads to two clear benefits: overall speedup and a reduction in network performance requirements. Still, it remains unclear how much overlap can be actually achieved in practice - in real-world applications. This work designs a precise simulation environment that measures how much a scientific MPI application can profit from overlapping communication and computation. The simulation takes into account a wide range of application properties and allows to study overlap on the configurable platform. Additionally, the environment can visualize the simulated time-behaviors, so the non-overlapped and overlapped executions can be compared both quantitatively and qualitatively, providing new insights into the mechanism and potential of overlap. We found that the overlapping potential is very limited by pattern by which an application computes on the communicated data. Finally, we identified as the the biggest benefit of overlap the fact that it can highly relax network constraints without consequently degrading performance.
dc.format.extent2 p.
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshHigh performance computing
dc.subject.lcshParallel processing (Electronic computers)
dc.subject.otherMessage passing
dc.subject.otherApplication program interfaces
dc.subject.otherDigital simulation
dc.titleSimulation environment for studying overlap of communication and computation
dc.typeConference report
dc.subject.lemacCàlcul intensiu (Informàtica)
dc.subject.lemacProcessament en paral·lel (Ordinadors)
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.identifier.doi10.1109/ISPASS.2010.5452053
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://ieeexplore.ieee.org/document/5452053/
dc.rights.accessOpen Access
local.identifier.drac21584902
dc.description.versionPostprint (published version)
local.citation.authorSubotic, V.; Labarta, J.; Valero, M.
local.citation.contributorIEEE International Symposium on Performance Analysis of Systems and Software
local.citation.publicationNameISPASS 2010: IEEE International Symposium on Performance Analysis of Systems and Software: March 28-30, 2010, White Plains, NY, USA
local.citation.startingPage115
local.citation.endingPage116


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple