Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
69.362 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • CAP - Grup de Computació d'Altes Prestacions
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

A distributed processor state management architecture for large-window processors

Thumbnail
View/Open
04771775.pdf (1,330Mb)
 
10.1109/MICRO.2008.4771775
 
  View UPCommons Usage Statistics
  LA Referencia / Recolecta stats
Includes usage data since 2022
Cita com:
hdl:2117/108798

Show full item record
González, Isidro
Galluzzi, Marco
Veidenbaum, Alexander V.
Ramírez, Marco Antonio
Cristal Kestelman, AdriánMés informacióMés informació
Valero Cortés, MateoMés informacióMés informacióMés informació
Document typeConference report
Defense date2008
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
Processor architectures with large instruction windows have been proposed to expose more instruction-level parallelism (ILP) and increase performance. Some of the proposed architectures replace a re-order buffer (ROB) with a check-pointing mechanism and an out-of-order release of processor resources. Check-pointing, however, leads to an imprecise processor state recovery on mis-predicted branches and exceptions and re-execution of correct-path instructions after state recovery. It also requires large register files complicating renaming, allocation and release of physical registers. This paper proposes a new processor architecture called a Multi-State Processor (MSP). The MSP does not use check-pointing, avoids the above-mentioned problems, and has a fast, distributed state recovery mechanism. The MSP uses a novel register management architecture allowing implementation of large register files with simpler and more scalable register allocation, renaming, and release. It is also key to precise processor state recovery mechanism. The MSP is shown to improve IPC by 14%, on average, for integer SPEC CPU2000 benchmarks compared to a check-pointing based mechanism ([2]) when a fast and simple branch predictor is used. With a very aggressive branch predictor the IPC improvement is 1%, on average, and 3% if some of the programs are optimized for the MSP. The MSP also reduces the average number of executed instructions by 16.5% (12% for the aggressive branch predictor), mostly due to precise state recovery. This improves the MSP processor energy efficiency even though it uses a larger register file.
CitationGonzález, I., Galluzzi, M., Veidenbaum, A., Ramírez, M., Cristal, A., Valero, M. A distributed processor state management architecture for large-window processors. A: Annual IEEE/ACM International Symposium on Microarchitecture. "MICRO-41: 2008 Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture: November 8-12, 2008, Lake Como, Italy". Lake Como: Institute of Electrical and Electronics Engineers (IEEE), 2008, p. 11-22. 
URIhttp://hdl.handle.net/2117/108798
DOI10.1109/MICRO.2008.4771775
ISBN978-1-4244-2836-6
Publisher versionhttp://ieeexplore.ieee.org/document/4771775/
Collections
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [784]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [2.055]
  View UPCommons Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
04771775.pdf1,330MbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Metadata under:Metadata under CC0
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina