Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

57.066 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Centres de recerca
  • BSC - Barcelona Supercomputing Center
  • Computer Sciences
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Paving the Way Towards a Highly Energy-Efficient and Highly Integrated Compute Node for the Exascale Revolution: The ExaNoDe Approach

Thumbnail
View/Open
Paving the way towards a highly energy-efficient.pdf (829,0Kb)
Share:
 
 
10.1109/DSD.2017.37
 
  View Usage Statistics
Cita com:
hdl:2117/108741

Show full item record
Rigo, Alvise
Pinto, Christian
Pouget, Kevin
Raho, Daniel
Dutoit, Denis
Martinez, Pierre-Yves
Doran, Chris
Benini, Luca
Mavroidis, Iakovos
Marazakis, Manolis
Bartsch, Valeria
Lonsdale, Guy
Pop, Antoniu
Goodacre, John
Colliot, Annaïk
Carpenter, Paul
Radojković, Petar
Pleiter, Dirk
Drouin, Dominique
Dupont de Dinechin, Benoît
Document typeConference lecture
Defense date2017-09-28
PublisherIEEE
Rights accessOpen Access
Attribution-NonCommercial-NoDerivs 3.0 Spain
Except where otherwise noted, content on this work is licensed under a Creative Commons license : Attribution-NonCommercial-NoDerivs 3.0 Spain
ProjectExaNoDe - European Exascale Processor Memory Node Design (EC-H2020-671578)
Abstract
Power consumption and high compute density are the key factors to be considered when building a compute node for the upcoming Exascale revolution. Current architectural design and manufacturing technologies are not able to provide the requested level of density and power efficiency to realise an operational Exascale machine. A disruptive change in the hardware design and integration process is needed in order to cope with the requirements of this forthcoming computing target. This paper presents the ExaNoDe H2020 research project aiming to design a highly energy efficient and highly integrated heterogeneous compute node targeting Exascale level computing, mixing low-power processors, heterogeneous co-processors and using advanced hardware integration technologies with the novel UNIMEM Global Address Space memory system.
CitationRigo, A. [et al.]. Paving the Way Towards a Highly Energy-Efficient and Highly Integrated Compute Node for the Exascale Revolution: The ExaNoDe Approach. A: "Digital System Design (DSD), 2017 Euromicro Conference on". IEEE, 2017, p. 486-493. 
URIhttp://hdl.handle.net/2117/108741
DOI10.1109/DSD.2017.37
ISBN978-1-5386-2146-2
Publisher versionhttp://ieeexplore.ieee.org/document/8049829/
Collections
  • Computer Sciences - Ponències/Comunicacions de congressos [459]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Paving the way ... ighly energy-efficient.pdf829,0KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina