Mostra el registre d'ítem simple
Implicit transactional memory in kilo-instruction multiprocessors
dc.contributor.author | Galluzzi, Marco |
dc.contributor.author | Vallejo, Enrique |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.author | Vallejo, Fernando |
dc.contributor.author | Beivide Palacio, Julio Ramon |
dc.contributor.author | Stenström, Per |
dc.contributor.author | Smith, James E. |
dc.contributor.author | Valero Cortés, Mateo |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2017-09-28T10:22:03Z |
dc.date.available | 2017-09-28T10:22:03Z |
dc.date.issued | 2007-06 |
dc.identifier.citation | Galluzzi, M., Vallejo, E., Cristal, A., Vallejo, F., Beivide, J.R., Stenström, P., Smith, J., Valero, M. "Implicit transactional memory in kilo-instruction multiprocessors". 2007. |
dc.identifier.uri | http://hdl.handle.net/2117/108082 |
dc.description.abstract | Although they have been the main server technology for many years, multiprocessors are undergoing a renaissance due to multi-core chips and the attractive scalability properties of combining a number of such multi-core chips into a system. The widespread use of multiprocessor systems will make performance losses due to consistency models and synchronization styles of popular programming models even more evident than they already are. Known architectural approaches to combat these losses are generally too complex, too specialized, or not transparent to software. In this article, we introduce implicit transactional memory as a generalized architectural concept to remove unnecessary performance losses caused by consistency models and synchronization styles. We show how the concept of implicit transactions can be implemented with low complexity by leveraging the multi-checkpoint mechanism of the Kilo-Instruction Processor. By relying on a general speculation substrate, this method supports even the strictest consistency model – sequential consistency – potentially as effectively as weaker models and it allows multiple threads to speculatively execute critical sections, beyond barriers and event synchronizations. |
dc.format.extent | 10 p. |
dc.language.iso | eng |
dc.relation.ispartofseries | UPC-DAC-RR-CAP-2007-12 |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Multiprocessors |
dc.subject.other | Kilo-instruction multiprocessors |
dc.subject.other | Implicit transaction |
dc.subject.other | Memory consistency |
dc.title | Implicit transactional memory in kilo-instruction multiprocessors |
dc.type | External research report |
dc.subject.lemac | Multiprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.rights.access | Open Access |
local.identifier.drac | 514040 |
dc.description.version | Postprint (published version) |
local.citation.author | Galluzzi, M.; Vallejo, E.; Cristal, A.; Vallejo, F.; Beivide, J.R.; Stenström, P.; Smith, J.; Valero, M. |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Reports de recerca [58]
-
Reports de recerca [181]