Show simple item record

dc.contributor.authorAsifuzzaman, Kazi
dc.contributor.authorPavlovic, Milan
dc.contributor.authorRadulović, Milan
dc.contributor.authorZaragoza, David
dc.contributor.authorKwon, Ohseong
dc.contributor.authorRyoo, Kyung-Chang
dc.contributor.authorRadojković, Petar
dc.date.accessioned2017-09-20T16:12:06Z
dc.date.available2017-09-20T16:12:06Z
dc.date.issued2017-05-04
dc.identifier.citationAsifuzzaman, K. [et al.]. Performance impact of a slower main memory: a case study of STT-MRAM in HPC. A: BSC Severo Ochoa International Doctoral Symposium (4th: 2017: Barcelona). "Book of abstracts". Barcelona: Barcelona Supercomputing Center, 2017, p. 21-22.
dc.identifier.urihttp://hdl.handle.net/2117/107839
dc.description.abstractMemory systems are major contributors to the deployment and operational costs of large-scale HPC clusters [1][2][3], as well as one of the most important design parameters that significantly affect system performance. In addition, scaling of the DRAM technology and expanding the main memory capacity increases the probability of DRAM errors that have already become a common source of system failures in the field. It is questionable whether mature DRAM technology will meet the needs of next-generation main memory systems. So, significant effort is invested in research and development of novel memory technologies. A potential candidate for replacing DRAM is Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM). In this paper, we explore whether STT-MRAM is a good candidate for HPC main memory systems. To that end, we simulate and analyze performance of production HPC applica-tions running on large-scale clusters with STT-MRAM main memory, and compare the results with DRAM. Our results show that, despite being 20% slower than DRAM at the device level, STT-MRAM main memory delivers performance comparable to DRAM — for most of the applications under study, STT-MRAM introduces a slowdown below 1%.
dc.format.extent2 p.
dc.language.isoeng
dc.publisherBarcelona Supercomputing Center
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors
dc.subject.lcshHigh performance computing
dc.subject.lcshSupercomputers
dc.subject.lcshComputer storage devices
dc.subject.otherSTT-MRAM
dc.subject.otherMain memory
dc.subject.otherHigh-performance computing.
dc.titlePerformance impact of a slower main memory: a case study of STT-MRAM in HPC
dc.typeConference report
dc.subject.lemacCàlcul intensiu (Informàtica)
dc.subject.lemacSupercomputadors
dc.subject.lemacOrdinadors -- Dispositius de memòria
dc.rights.accessOpen Access
dc.relation.projectidinfo:eu-repo/grantAgreement/EC/H2020/671578/EU/European Exascale Processor Memory Node Design/ExaNoDe
local.citation.contributorBSC Severo Ochoa International Doctoral Symposium (4th: 2017: Barcelona)
local.citation.pubplaceBarcelona
local.citation.publicationNameBook of abstracts
local.citation.startingPage21
local.citation.endingPage22


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record