Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

9.193 Lectures/texts in conference proceedings
You are here:
View Item 
  •   DSpace Home
  • Congressos
  • BSC International Doctoral Symposium
  • 4th BSC Severo Ochoa Doctoral Symposium, 2nd, 3rd and 4th, May 2017
  • View Item
  •   DSpace Home
  • Congressos
  • BSC International Doctoral Symposium
  • 4th BSC Severo Ochoa Doctoral Symposium, 2nd, 3rd and 4th, May 2017
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Performance impact of a slower main memory: a case study of STT-MRAM in HPC

Thumbnail
View/Open
Performance_impact_of_a_slower_main_memory.pdf (587,9Kb)
Share:
 
  View Usage Statistics
Cita com:
hdl:2117/107839

Show full item record
Asifuzzaman, Kazi
Pavlovic, Milan
Radulović, Milan
Zaragoza, David
Kwon, Ohseong
Ryoo, Kyung-Chang
Radojković, Petar
Document typeConference report
Defense date2017-05-04
PublisherBarcelona Supercomputing Center
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
Memory systems are major contributors to the deployment and operational costs of large-scale HPC clusters [1][2][3], as well as one of the most important design parameters that significantly affect system performance. In addition, scaling of the DRAM technology and expanding the main memory capacity increases the probability of DRAM errors that have already become a common source of system failures in the field. It is questionable whether mature DRAM technology will meet the needs of next-generation main memory systems. So, significant effort is invested in research and development of novel memory technologies. A potential candidate for replacing DRAM is Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM). In this paper, we explore whether STT-MRAM is a good candidate for HPC main memory systems. To that end, we simulate and analyze performance of production HPC applica-tions running on large-scale clusters with STT-MRAM main memory, and compare the results with DRAM. Our results show that, despite being 20% slower than DRAM at the device level, STT-MRAM main memory delivers performance comparable to DRAM — for most of the applications under study, STT-MRAM introduces a slowdown below 1%.
CitationAsifuzzaman, K. [et al.]. Performance impact of a slower main memory: a case study of STT-MRAM in HPC. A: BSC Severo Ochoa International Doctoral Symposium (4th: 2017: Barcelona). "Book of abstracts". Barcelona: Barcelona Supercomputing Center, 2017, p. 21-22. 
URIhttp://hdl.handle.net/2117/107839
Collections
  • BSC International Doctoral Symposium - 4th BSC Severo Ochoa Doctoral Symposium, 2nd, 3rd and 4th, May 2017 [50]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
Performance_impact_of_a_slower_main_memory.pdf587,9KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Inici de la pàgina