Ir al contenido (pulsa Retorno)

Universitat Politècnica de Catalunya

    • Català
    • Castellano
    • English
    • LoginRegisterLog in (no UPC users)
  • mailContact Us
  • world English 
    • Català
    • Castellano
    • English
  • userLogin   
      LoginRegisterLog in (no UPC users)

UPCommons. Global access to UPC knowledge

Banner header
59.757 UPC E-Prints
You are here:
View Item 
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
  •   DSpace Home
  • E-prints
  • Grups de recerca
  • ARCO - Microarquitectura i Compiladors
  • Ponències/Comunicacions de congressos
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Branch classification to control instruction fetch in simultaneous multithreaded architectures

Thumbnail
View/Open
01035020.pdf (363,6Kb)
Share:
 
 
10.1109/IWIA.2002.1035020
 
  View Usage Statistics
Cita com:
hdl:2117/107650

Show full item record
Knijnenburg, Peter M.W.
Ramírez Bellido, Alejandro
Latorre Salinas, Fernando
Larriba Pey, JosepMés informacióMés informacióMés informació
Valero Cortés, MateoMés informacióMés informacióMés informació
Document typeConference report
Defense date2002
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessOpen Access
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder
Abstract
In simultaneous multithreaded architectures many separate threads are running concurrently, sharing processor resources, thereby realizing a high utilization rate of the available hardware. However, this also implies that threads are competing for resources and in many cases this competition can actually degrade overall performance. There are two major causes for this: first, instructions that, because of a long latency data cache miss, cause dependent instructions not to proceed for many cycles thereby wasting space in the instruction queues, and second, execution of instructions that belong to a mispredicted path. Both of these have a harmful effect on throughput and the second moreover wastes energy. in this paper we propose a fetch policy that avoids issuing instructions to the pipeline if we are not confident that the instruction belongs to the correct execution path. In this way, we avoid using resources for instructions that will not contribute to performance. This fetch policy, called agstall, is based on a dynamic branch classification mechanism. Branch instances are classified as either strongly biased or not strongly biased. We consider all strongly biased branches as easy to predict, and we stall the thread on branches that are not strongly biased to avoid mispredicting them. Our results show that agstall achieves similar or better performance than icount, and reduces by up to 86% the number of wrong-path instructions executed.
CitationKnijnenburg, P., Ramírez, A., Latorre, F., Larriba, J., Valero, M. Branch classification to control instruction fetch in simultaneous multithreaded architectures. A: International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems. "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems". Big Island, HI: Institute of Electrical and Electronics Engineers (IEEE), 2002, p. 67-76. 
URIhttp://hdl.handle.net/2117/107650
DOI10.1109/IWIA.2002.1035020
ISBN0-7695-1635-1
Publisher versionhttp://ieeexplore.ieee.org/document/1035020/
Collections
  • ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos [178]
  • CAP - Grup de Computació d'Altes Prestacions - Ponències/Comunicacions de congressos [782]
  • Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.848]
Share:
 
  View Usage Statistics

Show full item record

FilesDescriptionSizeFormatView
01035020.pdf363,6KbPDFView/Open

Browse

This CollectionBy Issue DateAuthorsOther contributionsTitlesSubjectsThis repositoryCommunities & CollectionsBy Issue DateAuthorsOther contributionsTitlesSubjects

© UPC Obrir en finestra nova . Servei de Biblioteques, Publicacions i Arxius

info.biblioteques@upc.edu

  • About This Repository
  • Contact Us
  • Send Feedback
  • Privacy Settings
  • Inici de la pàgina