An evaluation of different DLP alternatives for the embedded media domain
Document typeConference report
Rights accessOpen Access
The importance of media processing has produced a revolution in the design of embedded processors. In order to face the high computational and technological demands of near future media applications, new embedded processors are including features that were commonly restricted to the general purpose and the supercomputing domains. In this paper we have evaluated the performance of various DLP (Data Level Parallelism) oriented embedded architectures and analyzed quantitative data in order to determine the highlights and disadvantages of each approach. Additionally we have analyzed the differences between the explicit parallel versions of code (often based on the standard algorithms) and the high-tuned, non-vectorizable versions usually found in real multimedia programs. We will show that sub-word SIMD architectures (like MMX) are a very costeffective solution, and that, while long vector architectures provide few improvements at a very high cost, a smart combination between vector and SIMD-like architectures is the alternative that leverages best performance at a reasonable cost. We will also show that the memory latency tolerance, typical of vector architectures, is partially compensated by the worse spatial locality found when executing vector code.
CitationSalamí, E., Corbal, J., Valero, M., Espasa, R. An evaluation of different DLP alternatives for the embedded media domain. A: Workshop on Media Processors and DSPs. "Proceedings of the 1st Workshop on Media Processors and DSPs (MP-DSP-1)". Haifa, 1999, p. 100-109.