Show simple item record

dc.contributor.authorBarajas Ojeda, Enrique
dc.contributor.authorMateo Peña, Diego
dc.contributor.authorGonzález Jiménez, José Luis
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2010-12-20T10:59:04Z
dc.date.available2010-12-20T10:59:04Z
dc.date.created2010
dc.date.issued2010
dc.identifier.citationBarajas, E.; Mateo, D.; González, J. Behavioural modelling of DLLs for fast simulation and optimisation of jitter and power consumption. A: Euromicro Symposium on Digital Systems Design. "13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools". Llille: IEEE Computer Society Publications, 2010, p. 541-547.
dc.identifier.isbn978-0-7695-4171-6
dc.identifier.urihttp://hdl.handle.net/2117/10678
dc.description.abstractThis paper presents a behavioural model for fast DLL simulations. The behavioural model includes a modelling of the various noise sources in the DLL that produce output jitter. The model is used to obtain the dependence of the output jitter versus the power consumption. The model exploits the open-loop DLL analysis to reduce simulation time when compared to typical DLL evaluation.
dc.format.extent7 p.
dc.language.isoeng
dc.publisherIEEE Computer Society Publications
dc.subjectÀrees temàtiques de la UPC::Enginyeria de la telecomunicació::Processament del senyal
dc.subject.lcshLogic design
dc.subject.lcshDelay lock loops
dc.subject.lcshDLL behavioural modelling
dc.subject.lcshJitter optimisation
dc.titleBehavioural modelling of DLLs for fast simulation and optimisation of jitter and power consumption
dc.typeConference report
dc.subject.lemacProcessament del senyal
dc.contributor.groupUniversitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions
dc.identifier.doi10.1109/DSD.2010.86
dc.description.peerreviewedPeer Reviewed
dc.rights.accessOpen Access
local.identifier.drac2756030
dc.description.versionPostprint (published version)
local.citation.authorBarajas, E.; Mateo, D.; González, J.
local.citation.contributorEuromicro Symposium on Digital Systems Design
local.citation.pubplaceLlille
local.citation.publicationName13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
local.citation.startingPage541
local.citation.endingPage547


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder